### 1.1 GENERAL

Toshiba Personal Computer T1200 (hereinafter referred to as T1200) is a portable personal computer which is compatible with IBM PC situated at higher rank of portable computer than Toshiba T1100 PLUS. It provides many powerful functions in spite of its compact size and internal battery pack which is removal. Hardware of the T1200, most of IC chips are C-MOS type so that the power consumption is very little and Gate Array chips are applied so that it is very compact and light weight.

The T1200 is composed of as follows:

System PCB (Printed curcuit board)
3.5-inch floppy disk drive
3.5-inch hard disk drive
LCD (Liquid crystal display)
Keyboard
Intelligent power supply PCB
Built-in modem

FIGURE 1-1 T1200 Personal Computer

Page 1-2

A 3.5-inch Floppy disk drive (FDD) is double-sided, double-density, double-track with storage capacity of 720 kilobytes (formatted). A 3.5-inch hard disk drive (HDD) with storage capacity of 20 megabytes is an equipment of the former. The high-resolution liquid crystal display (LCD) with pixels of 640 in columns and 200 in rows.

The keyboard has 82 keys. For most applications it can be used exactly like a standard typewriter keyboard.

Intelligent power supply apart from those ordinary power serving functions, this unit contains a so-called "one-chip microcomputer", and it controls the whole system PCB, FDD, HDD and HDC.

The built-in modem expands the capabilities of your system. The built-in modem enables the system to communicate with an asynchronous communications device through a telephone line. The modem can operate communications at either low (300 bps) or high (1200 bps) speed.

The T1200 provided connecting to the optional devices at the rear panel of the system. There are six connectors such as a parallel printer, an RGB direct drive CRT display, an external FDD, an external key pad and an RS-232C device.

MODEL:T1200H/HB

Page 1-3

1.2 SYSTEM PCB

```
System PCB is composed of the following devices:
       Central processor: CPU (80C86-2) (9.54 MHz/4.77 MHz)
        Numeric data processor: NPU (8087, optional)
   0
        Memory
   0
          System memory
                       ... 640
                                  kbytes
          Expanded memory ...
                             384
                                  kbytes
         BIOS ROM
                             32
                                  kbytes
                    . . .
         Video RAM
                             16
                        . . .
                                 kbytes
        System support elements
   0
          Direct memory access: DMA (82C37)
         Timer : (82C53)
          Programmable interrupt controller: PIC (82C59)
        Floppy disk controller: FDC (8565)
   0
        Keyboard controller: KBC (80C49)
   0
        Acynchronous communication element: ACE (8570)
   0
        Gate array
   0
         Bus driver
         Bus controller
         EXP-MEM controller
         Display controller
         Page 1-4
1.2.1 Jumper straps
The system PCB has five jumper straps; PJ17, PJ18, PJ19, PJ20, and
PJ21.
The following figure shows location of the jumper straps.
         FIGURE 1-2 Jumper Straps Location
         Page 1-5
The following table shows function of the jumper straps.
                                TABLE 1-1 Jumper Strap Functions
SÄÄÄÄÄÄ
 <sup>3</sup> Jumper<sup>3</sup>
            Pins
                                   Description
ÄÄÄÄÄÄÄ
         ³ ÚÄÄÄÄÄÄÄä.
         3 3 1 2 3
                                F/F type
 <sup>3</sup> PJ17 <sup>3</sup> ÀÄÄÄÄÄÄÄÄ
```

```
<sup>3</sup> <sup>3</sup> 1 2 <sup>3</sup> F/H type
ÄÄÄÄÄÄÄ'
        <sup>3</sup> PJ18
 3
        ³ ÚÄÄÄÄÄÄÄä¿
        3 3 1 2 3 3 3
                           Normal
 ³ PJ18 ³ ÀÄÄÄÄÄÄÄÖ ³
 <sup>3</sup> PJ19 <sup>3</sup> PJ19 1 2 <sup>3</sup>
<sup>3</sup> PJ18
        ^3 ÚÄÄÄÄÄÄ^3 When connect an ICE to the co-
 3
processor socket.3
 3
        3
             1 3 2 3 3 3
        3
              ÀÄÄÄÄÄÄÄÙ ³
              ڭىڭىڭىڭىڭىڭ غ
ئىقىلىلىنىڭ ئىللىكىنىڭ ئىللىكىنىڭ ئىللىكىنىڭ ئىللىكىنىڭ ئىللىكىنىڭ ئىللىكىنىڭ ئىللىكىنىڭ ئىللىكى
        <sup>3</sup> PJ19 <sup>3</sup> 1 2 <sup>3</sup> <sup>3</sup>
        3
              ÀÄÄÄÄÄÄÄÄ 3
ÄÄÄÄÄÄÄ
        ³ ÚÄÄÄÄÄÄÄä
                      3
        <sup>3</sup> <sup>3</sup> 1 2 <sup>3</sup>
                            No co-processor.
 ³ PJ20 ³ ÀÄÄÄÄÄÄÄÄÙ
        <sup>3</sup> 1 2
                        When connect a co-processor to the
3
        3
                         3 co-processor socket.
ÄÄÄÄÄÄÄ
         ³ ÚÄÄÄÄÄÄÄä
        3 3 1 2 3 Display a normal font.
        ³ ÀÄÄÄÄÄÄÄÜ ³
 <sup>3</sup> PJ21 <sup>3</sup>
                         3
                         3
       <sup>3</sup> 1 2 <sup>3</sup> Displays a North Europian (Denmark)
font.
```

MODEL: T1200H/HB

Page 1-6

#### 1.3 3.5-INCH FLOPPY DISK DRIVE

The floppy disk drive (FDD) used in the T1200 is high performance, high reliable, slim sized FDD for 3.5-inch floppy disks with recording capacity of 1 Mbyte (unformatted) in double-sided, double density and 135 tracks per inch operation. The specifications are as following table.

### FIGURE 1-3 3.5-inch FDD

TABLE 1-2 3.5-inch Floppy Disk Drive Specifications Item <sup>3</sup> Specifications 3 1000 (unformatted) <sup>3</sup> Storage Capacity (kilobytes) 720 (formatted) <sup>3</sup> Number of Heads 2 <sup>3</sup> Number of Track per Side 3 80 <sup>3</sup> Track to Track Access (milliseconds) 3 6 15 <sup>3</sup> Head Settling Time (milliseconds) ÄÄÄÄÄÄÄÄÄÄÄ 135 3 <sup>3</sup> Track Density (tracks per second) Motor Start-up Time (milliseconds) 3 500 <sup>3</sup> Data Transfer Rate (kilobits per second) 250 <sup>3</sup> Rotational Speed (revolutions per minute) <sup>3</sup> 300 <sup>3</sup> Recording Method <sup>3</sup> MFM (Modified frequency<sup>3</sup> modulation) 

MODEL:T1200H/HB

Page 1-7

1.4 HARD DISK DRIVE

The hard disk drive (HDD) is random access storage, having recording capacity of 20 Mbytes. This is equipped with the storage media of non-removable 3.5-inch magnetic disks and mini- winchester type magnetic heads.

The specifications are as following table.

FIGURE 1-4 3.5-inch Hard Disk Drive

TABLE 1-3 3.5-inch Hard Disk Drive Specifications

ÚÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ								
¿ 3 Item		3	Specifications								
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ											
3		3 2	5.3 (unformatted)								
<sup>3</sup> Storage Capacity (megabytes)			4 (formatted)								
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ											
<sup>3</sup> Number of Heads		3	2								
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÅÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ								
<sup>3</sup> Number of Track per Side		3	615								
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ											
<sup>3</sup> Access Time (milliseconds)	(minimum)	3	24								
3	(average)	3	78								
3	(maximum)	3	130								
3 ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÅÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ								
<sup>3</sup> Data Transfer Rate (megabit	s per second)	3	7.5								
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ											
<sup>3</sup> Rotational Speed (revolution	ons per minute	) 3	2597								
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÅÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ								
³Recording Method		32-7	RLL (Run Length Limited)								
3 ÀÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ÄÁÄÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ								

MODEL:T1200H/HB

### 1.5 HARD DISK CONTROL PCB

Hard disk control PCB (HDC) is accompanied by hard disk drive (HDD) and connects to the system PCB through a cable. This HDC can interface the HDD to the system PCB.

The specifications are as following table.

FIGURE 1-5 Hard Disk Control PCB

TABLE 1-4 Hard Disk Control PCB Specifications

<sup>3</sup> Item

Specifications 3

 $^{\rm 3}$  Encoding method  $^{\rm 3}$  2-7 RLL (Run Length Limited)  $^{\rm 3}$ 

<sup>3</sup> Data Transfer Rate (megabits per second) maximum<sup>3</sup> 7.5

<sup>3</sup> Write Precompensation time (nanoseconds) <sup>3</sup> 12

3 Sectoring Soft 3

MODEL: T1200H/HB

Page 1-9

### 1.6 KEYBOARD

The keyboard is mounted on the system and has 82 keys. These consist of 48 standard keys, 10 function keys, 10 cursor keys, 13 functional keypads, and Fn key.

The keyboard is just a key matrix built up by the above keys. The keyboard is connected to the keyboard controller on the system PCB through a 22-pin flat cable.

MODEL:T1200H/HB

Page 1-10

## 1.7 LIQUID CRYSTAL DISPLAY

The liquid crystal display (LCD) is a graphics type display unit which has a resolution of 640 in horizontal (or column) by 200 in vertical (or row) directions. This unit is composed of the display panel, power supply and driver circuits. This receives timing pulses, four-bit data signals, +5V dc and -22V dc power inputs and a contrast control input from the system PCB. All timing pulses and data signals are TTL level compatible. Specifications are as following table.

### FIGURE 1-7 Liquid Crystal Display

TABLE 1-5 Liquid Crystal Display Specifications

```
Specification
^3Outline Dimension (mm) ^3 275.0 (W) x 126.0 (H) x 15.8 (D) ^3

             ^{3} 640 x 200 dots
<sup>3</sup>Number of Dots
<sup>3</sup>Number of characters
             ^{3} 80 x 25 (2000) Characters
             3 (8 x 8 dot format, alpha-numeric)<sup>3</sup>
^{3} 231.0(W) x 105.0(H)
<sup>3</sup>Clear Viewing Area (mm)
3 0.32 (W), 0.46 (H)
<sup>3</sup>Dot Size (mm)
3Dot Pitch (mm)
             <sup>3</sup> 0.35 (W), 0.49 (H)
<sup>3</sup>Weight (gram)
             <sup>3</sup> Max. 500
```

MODEL:T1200H/HB

TEXT:

Page 1-11

### 1.8 POWER SUPPLY PCB

The power supply PCB supplies dc 5, 12, -22, and -9 volts to all the components in the system. It is an intelligent power supply using a 1-chip micro-computer and it

contains the following functions. Control and monitoring of the stored main battery. This performs recharge control, detection of the available capacity, and that of the low battery. 1. Monitoring of AC adapter 2. Monitoring of DC output voltage 3. Power on/off control of the system unit 4. Self-diagnosis of the power supply 5. Pays a role of interface with the CPU Communication control Reset signal generation Low-battery signal generation 6. Display control AC adapter connection Battery recharge Abnormal power supply Output rating is as following table. FIGURE 1-8 Power Supply PCB TABLE 1-6 Power Supply PCB Output Rating ڬۛڴڴڴڴڴڴ <sup>3</sup>DC VOLTAGE <sup>3</sup> REGULATION <sup>3</sup> 3 FUNCTION MAX. 3 3 TOLERANCE (%) 3 CURRENT 3 ÄÄÄÄÄÄÄ 3 5 3 5 3 SYSTEM LOGIC, FDD MOTOR  $0.7 A^{3}$ ÄÄÄÄÄÄ <sup>3</sup> 5 <sup>3</sup> 5 3 3 HDC, HDD (LOGIC) ÄÄÄÄÄÄ ´ <sup>3</sup> 5 <sup>3</sup> 10 <sup>3</sup> 3 HDD (MOTOR) 1.3A <sup>3</sup> ÄÄÄÄÄÄ 3 5 <sup>3</sup> CMOS, DRAM, V-RAM, B-RAM 5 80 mA <sup>3</sup> ÄÄÄÄÄÄ

<sup>3</sup> RS-232C, I/O SLOT

30 mA <sup>3</sup>

<sup>3</sup> 12 <sup>3</sup> 5

MODEL: T1200H/HB

Page 1-12

## 1.9 BUILT-IN MODEM

The built-in modem is connected to the connector that is used exclusively for this system PCB. Note that the system PCB is originally provided with this modem. This modem can operate in only one communication mode; the BELL 103/212 communication. The specifications are as following table.

FIGURE 1-9 Built-in Modem

TABLE 1-7 Built-in Modem Specifications

```
3
                    Specification
      Tt.em
<sup>3</sup> Data format
               3
                 7 or 8 bits, 1 or 2 stop bits
                                   odd, 3
  Low Speed (300 BPS)
               3
3
               3
                 even or no parity.
3
                3
  High Speed (1200 BPS) <sup>3</sup> 7 bits, no parity, 2 stop bits
               3
                 7 bits, e/o parity, 1 stop bit
                3
                  8 bits, no parity, 1 stop bit
<sup>3</sup> Dialing Capability <sup>3</sup> Tone Dial/Pulse Dial
<sup>3</sup> Audio Monitor <sup>3</sup> Speaker
<sup>3</sup> Receive Sensitivity <sup>3</sup> -45
```

Page 1-13

## 1.9.1 Jumper straps

The built-in modem has four jumper straps; PJ3, PJ4, PJ5 and PJ6.

The following table shows functions of the jumper straps.

TABLE 1-8 Jumper Straps Functions

Jumper Strap Functions

MODEL:T1200H/HB

Page 2-1

#### 2.1 GENERAL

These problem isolation procedures are used to isolate defective (field replaceable units) to be replaced. FRUs consist of the following:

- 1. Power supply PCB
- 2. System PCB
- 3. FDD
- 4. HDD and HDC
- 5. Keyboard
- 6. LCD

See PART 4 for detailed replacement procedures instructions. Test program operations are described in PART 3.

The following items are necessary for carrying out the problem isolation procedures.

- 1. T1200 Diagnostics disk
- 2. Flatbladed screwdriver
- 3. Work disk (for FDD testing)
- 4. Cleaning disk kit (for FDD testing)
- 5. Multimeter
- 6. Printer port LED

The problem isolation flowchart described in part 2.2 can be used to determine the necessary isolation procedures to be followed when there is a problem with the T1200.

MODEL:T1200H/HB

Page 2-1

## 2.2 PROBLEM ISOLATION FLOWCHART

This flowchart is used as a guide for determining which FRU is defective. Please confirm the following before performing the flowchart procedures.

- 1. No disk is in the FDD.
- 2. The HDD switch is off.
- 3. The ac adapter is disconnected.
- 4. All optional equipment is disconnected.

See next page.

Page 2-2

FIGURE 2-1 Problem Isolation Flowchart

Page 2-3

FIGURE 2-1 Problem Isolation Flowchart con't

- 1. If an error is generated on the system test, memory test, display test and real time test, go to system PCB isolation procedures in part 2.4.
- 2. If an error is generated on the keyboard test, go to keyboard isolation procedures in part 2.8.
- 3. If an error is generated on the floppy disk test, go to FDD isolation procedures in part 2.5.

MODEL:T1200H/HB

Page 2-4

### 2.3 POWER SUPPLY PCB ISOLATION PROCEDURES

This section describes how to determine whether the power supply PCB is defective or not. The procedures below are outlined in the following pages. They should be performed in the order indicated.

PROCEDURE 1: Battery Check

PROCEDURE 2: Power Supply Indicator Check

PROCEDURE 3: Connector Check

PROCEDURE 4: Output Voltage Check

PROCEDURE 5: Power Supply PCB Replacement

Page 2-5

## PROCEDURE 1

## Battery Check

- 1. Turn the POWER switch off.
- 2. Disconnect the ac adapter.

3. Turn the POWER switch on. If the Low Battery indicator lights, plug the ac adapter into the DC IN 12V jack. If the indicator then goes out, the battery is normal and you should go to PROCEDURE 3; if it remains lit, go to PROCEDURE 2.

FIGURE 2-2 Battery Check

Page 2-6

#### PROCEDURE 2

Power Supply Indicator Check

- 1. Turn the POWER switch on.
- 2. Plug the ac adapter into an electrical outlet and the DC IN 12V jack.
- 3. If the Power Supply indicator lights, its meaning depends on its color and whether it blinks or not, as described below.

RED/CONTINUOUSLY LIT: Current is flowing; the ac adapter is normal.

GREEN/CONTINUOUSLY LIT: Either the main battery is disconnected, or current flow has stopped (charging is complete); the ac adapter is normal.

RED/BLINKING: Current is not being supplied by the ac adapter; the adapter must be replaced. If the indicator still blinks after replacing the ac adapter, replace the power supply PCB. (See part 4.8)

4. If the indicator does not light the ac adapter must be replaced.

FIGURE 2-3 Power Supply Indicator

Page 2-7

#### PROCEDURE 3

#### Connector

- 1. Turn the POWER switch off and disconnect the ac adapter.
- 2. Remove the top cover assembly. (Refer to part 4.2.)
- 3. If the three power supply PCB connectors (PJ 2, 3, and 4) and the two system PCB connectors (PJ 9 and 12) are connected properly, go to PROCEDURE 4; if they are not connected properly, reconnect them.

Page 2-8

### PROCEDURE 4

Output Voltage Check

- 1. Turn the POWER switch off.
- 2. Remove the power supply PCB. (Refer to part 4.8)
- 3. Plug the ac adapter into an electrical outlet and the DC IN 12V jack.
- 4. Turn the POWER switch on.
- 5. Use a multimeter to confirm that the output voltages for the three power supply PCB connectors conform to the values given in the following table.
- 6. If the voltages conform to the values given in the table, the power supply PCB is normal. System PCB is probably defective, go to system PCB isolation procedures in part 2.4.
- 7. If the voltages do not conform to those given in the table, go to PROCEDURE 6.

TABLE 2-1 Power Supply PCB Output Voltages

VOLTAGE ( Vdc) PIN NUMBER 3 CONNECTOR <sup>3</sup> + lead <sup>3</sup> -lead <sup>3</sup> Normal <sup>3</sup> Min <sup>3</sup> Max <sup>3</sup> 1 <sup>3</sup> 2 <sup>3</sup> +5 <sup>3</sup> +4.75 <sup>3</sup> +5.25 <sup>3</sup>  $6 \quad ^{3} \quad 3, \quad 7, \quad 10^{3} \quad +5$  $+4.75^{3} +5.25^{3}$ PJ 4  $8 \quad ^{3} \quad 3, \quad 7, \quad 10^{3}$ +12 +11.4 3 +12.6 3 9 3 3, 7, 103 -9  $-10.35^{3}$  $-7.65^{-3}$  $12^{3} 3, 7, 10^{3} -22$  $-23.1^{3}$   $-20.9^{3}$ 1 <sup>3</sup> GND 3 +5 3 PJ 5 +4.5 3 +5.5 <sup>3</sup> 2 <sup>3</sup> GND <sup>3</sup> +5 <sup>3</sup> 3 +4.75 3 +5.25 3 3 3 GND 3 +123 3 +11.4 3 +12.6 3 

Page 2-9

## PROCEDURE 5

Power Supply PCB Replacement

- 1. Turn the POWER switch off.
- 2. Disconnect the ac adapter from the DC IN 12V jack.
- 3. Replace the power supply PCB. (Refer to part 4.8)
- 4. If normal operation is restored after replacing the PCB, the previous PCB was defective.
- 5. If normal operation is not restored, another FRU is probably

defective. The defective unit must be isolated and replaced.

MODEL:T1200H/HB

Page 2-10

#### 2.4 SYSTEM PCB ISOLATION PROCEDURES

This section describes how to determine whether the system PCB is defective or not. The procedures below are outlined in the following pages. They should be performed in the order indicated.

PROCEDURE 1: Message Check

PROCEDURE 2: Printer Port LED Check

PROCEDURE 3: Jumper Straps Check

PROCEDURE 4: Test Program Execution

PROCEDURE 5: System PCB Replacement

NOTE: Before carrying out any of these procedures, make sure that there is not a floppy disk in the FDD and the HDD switch is off.

Page 2-11

### PROCEDURE 1

## Message Check

1. If the following message is displayed on the screen, the system PCB is normal.

# 

2. If the above message is not displayed, check to see if any of the following messages are displayed.

TABLE 2-2 Error Messages

KEYBOARD ERROR
FDD ERROR
OPTION ERROR
RTC ERROR
DISK 0 FAILURE
DISK CONTROLLER FAILURE

- 3. If any of the above messages are displayed, go to PROCEDURE 3.
- 4. If none of the above messages are displayed, go to PROCEDURE 2.

### PROCEDURE 2

### Printer Port LED Check

- 1. Turn the POWER switch off.
- 2. Plug the printer port LED into the PRT (printer) connector on the back of the unit.
- 3. Turn the POWER switch on while watching the printer port LED. The printer port LED will light at the same time that the POWER switch is turned on.
- 4. Read the final LED status as a hexadecimal value from left to right.
- 5. If the final LED status matches any of the error status and OK status values in the following table, go to PROCEDURE 5.
- 6. If the final LED status is FEH, go to PROCEDURE 3 and continue.

## TABLE 2-3 Printer Port LED Error Status and OK Status

<sup>3</sup> Error Status <sup>3</sup> OK Status Test Name 3 3 <sup>3</sup>BIOS ROM test 01H 11H <sup>3</sup>Timer (82C53) test 3 02H 03H 12H <sup>3</sup>DMAC (82C37) test 3 04H 05H 14H <sup>3</sup>RAM R/W test (first 16kbytes) <sup>3</sup> 06H 3 07H 16H <sup>3</sup>PIC (82C59) test 3 08H 3 3 3 3 3 0AH 3 3 0BH 1<sub>BH</sub> 3 3 0CH <sup>3</sup>Video RAM test <sup>3</sup>Display controller test 0DH 0EH 

Page 2-13

## PROCEDURE 3

Jumper Strap Check

- 1. Turn the POWER switch is off.
- 2. Remove the top cover assembly. (Refer to part 4.2.)

- 3. Confirm that the jumper straps status is normal. (Refer to part 1.2.1.)
- 4. If the jumper strap status is normal, go to PROCEDURE 4.
- 5. If the jumper strap status is not normal, set them correctly.

FIGURE 2-5 Jumper Straps

Page 2-14

#### PROCEDURE 4

Test Program Execution

- Execute the following test program. (See PART 3 TEST AND DIAGNOSTICS.)
  - 1. System test
  - 2. Memory test
  - 3. Keyboard test
  - 4. Display test
  - 5. Floppy disk test
  - 6. Real time test
- 2. If an error is generated on the system test, memory test, display test and real time test, go to system PCB isolation procedures in part 2.4.
- 3. If an error is generated on the floppy disk test, go to FDD isolation procedures in part 2.5.
- 4. If an error is generated on the keyboard test, go to keyboard isolation procedures in part 2.7.

Page 2-15

### PROCEDURE 5

System PCB Replacement

- 1. Replace the system PCB. (Refer to part 4.13)
- 2. If normal operation is restored after replacing the PCB, the previous PCB was defective.
- 3. If normal operation is not restored, another FRU is probably defective. The defective unit must be isolated and replaced.

MODEL:T1200H/HB

Page 2-16

2.5 FLOPPY DISK DRIVE ISOLATION PROCEDURES

This section describes how to determine whether the floppy disk drive is defective or not. The procedures below are outlined in the following pages. They should be performed in the order indicated.

PROCEDURE 1: Test and Diagnostic Program Loading Check

PROCEDURE 2: Message Check

PROCEDURE 3: Head Cleaning

PROCEDURE 4: FDD Test Execution

PROCEDURE 5: FDD Connector Check

PROCEDURE 6: New FDD connection

NOTE: Make sure that the HDD switch is off.

Page 2-17

#### PROCEDURE 1

Test and Diagnostic Programs Loading Check

- 1. Turn the POWER switch off.
- 2. Insert the diagnostics disk into the FDD.
- 3. Turn the POWER switch on.
- 4. If loading occurs normally, go to PROCEDURE 3. (See PART 3 to determine if loading has occurred normally.)
- 5. If loading has not occurred normally, go to PROCEDURE 2.

Page 2-18

# PROCEDURE 2

## Message Check

1. When the diagnostics disk is inserted into the FDD and the POWER switch is turned on, either message (a) or message (b) should appear.

2. If either of the above messages is displayed, the contents of the floppy disk are damaged, or some other disk than the diagnostics disk has been inserted into the FDD. Change the diagnostics disk. If loading then occurs, go to PROCEDURE 4; if loading does not occur,

go to PROCEDURE 3.

3. If neither of the above messages appears, go to PROCEDURE 5.

Page 2-19

### PROCEDURE 3

## Head Cleaning

- 1. Turn the POWER switch off.
- 2. Insert the cleaning disk to the FDD.
- 3. Turn the POWER switch on, then will clean the head of the FDD.
- 4. Remove the cleaning disk from the FDD.
- 5. If normal operation is restored after cleaning the head, go to PROCEDURE 4.
- 6. If normal operation is not restored, go to PROCEDURE 5.

Page 2-20

### PROCEDURE 4

### FDD Test Execution

- 1. Run the floppy disk test which is indicated in the Diagnostic Test Menu.
- 2. If an error is generated during the floppy disk test, an error code and status will be displayed as indicated in the following table. Follow the directions provided in the table.
- 3. If no error is generated, the FDD is normal.

## TABLE 2-4 FDD Error Statuses

```
STATUS
3 Bad Command
 01
02 <sup>3</sup> Address Mark Not Found
<sup>3</sup> Write Protected
 0.3
04 <sup>3</sup> Record Not Found
06 <sup>3</sup> Media removed on dual attach card
3 DMA Overrun Error
09
  3 DMA Boundary Error
10 <sup>3</sup> CRC Error
20 <sup>3</sup> FDC Error
```

Page 2-21

#### PROCEDURE 5

#### FDD Connector Check

- 1. Turn the POWER switch off and disconnect the ac adapter from the DC IN 12V jack.
- 2. Remove the top cover assembly. (Refer to part 4.2.)
- 3. If the FDD cable is connected to the system PCB securely, and if the A and B drives are connected correctly, go to PROCEDURE 6.
- 4. If the above connections are not secure, reconnect them.

FIGURE 2-6 FDD Connector Check

Page 2-22

## PROCEDURE 6

New FDD Connection

- 1. Turn the POWER switch off.
- 2. Remove the FDD. (Refer to part 4.10.)
- 3. Connect the new FDD to the FDD connector, then other connectors too.
- 4. Turn the POWER switch on.
- 5. If normal operation is restored after connect the new FDD, the previous FDD was defective. Assemble the system.
- 6. If normal operation is not restored, system PCB is probably defective. Refer to part 2.4.

MODEL:T1200H/HB

Page 2-23

2.6 HARD DISK DRIVE ISOLATION PROCEDURES

This section describes how to determine whether the Hard Disk Drive is defective or not. The procedures below are outlined in the following pages. They should be performed in the order indicated.

PROCEDURE 1: HDD Indicator Check

PROCEDURE 2: Format Execution

PROCEDURE 3: Hard Disk Test Execution

PROCEDURE 4: Connector Check

PROCEDURE 5: Jumper Strap Check

PROCEDURE 6: New HDD Connection

Note: Make sure that the HDD switch is on.

Page 2-24

### PROCEDURE 1

HDD Indicator Check

- 1. Turn the POWER switch off.
- 2. If there is a floppy disk in the FDD, take it out.
- 3. Confirm that the HDD switch turn on, then turn the POWER switch on.
- 4. If the HDD indicator (C Lower) blinks briefly and goes out, go to PROCEDURE 2; if it continues blinking, go to PROCEDURE 2.
- 5. If the indicator does not light at all, go to PROCEDURE 4.

FIGURE 2-7 HDD Indicator Check

Page 2-25

#### PROCEDURE 2

Format Execution

CAUTION: The contents of the hard disk will be erased when the FORMAT command is run. Before running the test, transfer the contents of the hard disk on the floppy disk. This can be done with the MS-DOS BACKUP command. (See the MS-DOS manual for details.)

- 1. Remove the diagnostics disk, and then insert the MS-DOS system disk to the FDD.
- 2. To set the partition of the hard disk, enter the FDISK command. (See the MS-DOS manual for details.)
- 3. To format the hard disk, enter the FORMAT command. (See the MS-DOS manual for details.)
- 4. If normal operation is restored, the HDD is normal.
- 5. If normal operation is not restored, go to PROCEDURE 6.

### PROCEDURE 3

Hard Disk Drive Test Execution

CAUTION: The contents of the hard disk will be erased when the test program is run. Before running the test, transfer the contents of the hard disk on the floppy disk. This can be done with the MS-DOS BACKUP command. (See the MS-DOS manual for details.)

- 1. Insert the diagnostics disk into the FDD and load the test and diagnostic programs.
- 2. Run the hard disk test which is indicated in the diagnostics test
- 3. If an error is generated during the hard disk test, an error code and status will be displayed as indicated in the following table. Go to PROCEDURE 3.
- 4. If no error is generated, the HDD is normal. Enter the MS-DOS FDISK command which will set the partition. Then enter the MS-DOS FORMAT command. (See the MS-DOS manual for details.)

### TABLE 2-5 HDD Error Statuses

```
3 CODE 3
          STATUS
01 <sup>3</sup> Bad command error
02 <sup>3</sup> Bad address mark
04 <sup>3</sup> Record not found
05 <sup>3</sup> HDC NOT RESET
07 <sup>3</sup> Drive not initialize
09 <sup>3</sup> DMA Boundary error
3 Bad sector error
0B <sup>3</sup> Bad track error
10 <sup>3</sup> ECC error
11 <sup>3</sup> ECC recover enable
20 <sup>3</sup> HDC error
3 Seek error
80 <sup>3</sup> Time out error
AA <sup>3</sup> Drive not ready
BB <sup>3</sup> Undefined
```

Page 2-27

#### PROCEDURE 4

Connector Check

- 1. Turn the POWER switch off.
- 2. Disconnect the ac adapter from the DC IN 12V jack.
- 3. Remove the top cover assembly. (Refer to part 4.2)
- 4. If the HDD, HDC, and system PCB are connected securely, go to PROCEDURE 5.
- 5. If they are not connected securely, reconnect them.

FIGURE 2-8 HDC and HDD Connector Check

Page 2-28

## PROCEDURE 5

Jumper Strap Check

1. Confirm that a jumper strap (PJ 17) on the system PCB and a jumper strap (PJ 9) on the hard disk control PCB is as following status. (Refer to part 1.2.1 and 1.5.1.)

```
PJ 17 (system PCB)...... Open
PJ 9 (hard disk control PCB)..... Short
```

- 2. If the jumper strap is above status, go to PROCEDURE 6.
- 3. If the jumper strap is not above status, set the jumper strap correctly.

Hard Disk Control PCB

System PCB

FIGURE 2-9 Jumper Straps

Page 2-29

## PROCEDURE 6

New HDC Connection

1. Turn the POWER switch off and disconnect the ac adapter from the DC IN 12V jack.

- 2. Replace the HDC. (Refer to part 4.11.)
- 3. Connect the new HDC to the system PCB and HDD, then other connectors too.
- 4. If normal operation is restored, the previous HDC was defective. Assemble the system.
- 5. If normal operation is not restored, HDD is probably defective. Go to PROCEDURE 7.

Page 2-30

#### PROCEDURE 7

New HDD Connection

- 1. Turn the POWER switch off.
- 2. Remove the HDD. (Refer to part 4.12.)
- 3. Connect the new HDD to the HDC, then other connectors too.
- 4. If normal operation is restored, the previous HDD was defective. Assemble the system.
- 5. If normal operation is not restored, system PCB is probably defective. System PCB is probably defective. Refer to part 2.4.

MODEL:T1200H/HB

Page 2-31

## 2.7 KEYBOARD ISOLATION PROCEDURES

This section describes how to determine whether the keyboard is defective or not. The procedures below are outlined in the following pages. They should be performed in the order indicated.

PROCEDURE 1: Input Check

PROCEDURE 2: Keyboard Test Execution

PROCEDURE 3: Connector Check

PROCEDURE 4: New Keyboard Connection

Page 2-32

### PROCEDURE 1

# Input Check

1. Load either the diagnostics disk or the MS-DOS system disk.

- 2. When a prompt (A, B, C, etc.) appears on the screen, hit any of the white keys on the keyboard (any character or the space bar). If the character you hit appears on the screen, go to PROCEDURE 2.
- 3. If the character does not appear, go to PROCEDURE 3.

FIGURE 2-10 Keyboard Input Check

Page 2-33

### PROCEDURE 2

## Keyboard Test Execution

- 1. Insert the diagnostics disk into the FDD and load the test and diagnostics programs. (Refer to PART 3.)
- 2. Run the keyboard test which is indicated in the diagnostics test menu.
- 3. If an error is generated during the test, go to PROCEDURE 3.
- 4. If no error is generated during the test, the keyboard is normal.

Page 2-34

### PROCEDURE 3

#### Connector Check

- Turn the POWER switch off and disconnect the ac adapter from the DC IN 12V jack.
- 2. Remove the top cover assembly. (Refer to part 4.2)
- 3. Lift the keyboard up and check that the keyboard cable is connected securely to the system PCB. If it is connected securely, go to PROCEDURE 4.
- 4. If it is not connected securely, reconnect it.

FIGURE 2-11 Keyboard Connector Check

### PROCEDURE 4

## New Keyboard Connection

- 1. Turn the POWER switch off and disconnect the ac adapter from the DC IN 12V jack.
- 2. Remove the keyboard unit. (Refer to part 4.4.)
- 3. Connect the new keyboard to the system PCB.
- 4. If normal operation is restored after connect the keyboard, the previous keyboard was defective. Assemble the system.
- 5. If normal operation is not restored, system PCB is probably defective. Refer to part 2.4.

MODEL:T1200H/HB

Page 2-36

## 2.8 LCD ISOLATION PROCEDURES

This section describes how to determine whether the LCD is defective or not. The procedures below are outlined in the following pages. They should be performed in the order indicated.

PROCEDURE 1: Display Check

PROCEDURE 2: LCD Contrast Check

PROCEDURE 3: Display Test Execution

PROCEDURE 4: System PCB Connector Check

PROCEDURE 5: LCD Module Connector Check

PROCEDURE 6: New LCD Cabe Connection

PROCEDURE 7: New LCD Module Connection

Page 2-37

## PROCEDURE 1

### Display Check

- 1. Turn the POWER switch off.
- 2. After turning the POWER switch on again, the following message should appear in the upper left-hand corner of the screen:

MEMORY TEST XXXKB

- 3. If the message appears, go to PROCEDURE 3.
- 4. If the message does not appear, first do the following:
  - (a) Confirm that the contrast knob is adjusted correctly.
  - (b) Confirm that the display is not on an external CRT. (The CRT indicator lamp will be lit if the display is on an external CRT.)

After confirming (a) and (b) above, perform steps 1 and 2 again. If the message still fails to appear, go to PROCEDURE 2.

Page 2-38

#### PROCEDURE 2

LCD Contrast Check

- 1. Turn the contrast knob, then confirm that the screen becomes changed darker or brighter.
- 2. If the screen is changed darker or brighter, power supply inputs voltage to the LCD module. Go to PROCEDURE 7.
- 3. If the screen is not changed, go to PROCEDURE 4.

FIGURE 2-12 LCD Contrast Check

Page 2-39

### PROCEDURE 3

Display Test Execution

- 1. Insert the diagnostics disk into the FDD and run the test and diagnostics programs.
- 2. If an error is generated during the display test from the diagnostics test menu, the system PCB is probably defective. Refer to part 2.4.
- 3. If no error is generated, the LCD is normal.

Page 2-40

# PROCEDURE 4

System PCB Connector Check

- 1. Turn the POWER switch off and disconnect the ac adapter from the DC IN 12V jack.
- 2. Remove the top cover assembly. (Refer to part 4.2.)
- 3. Confirm that the LCD cable is connected securely to the system PCB connector (PJ 11).
- 4. If the cable is connected securely, go to PROCEDURE 5.

5. If it is not connected securely, reconnect it.

FIGURE 2-13 System PCB Connector Check

Page 2-41

## PROCEDURE 5

LCD Module Connector Check

- 1. Turn the POWER switch off and disconnect the ac adapter from the DC IN 12V jack.
- 2. Take out the LCD module (Refer to part 4.15.) and confirm that the LCD cable is connected securely to the module.
- 3. If the cable is connected securely, go to PROCEDURE 6.
- 4. If the cable is not connected securely, reconnect it.

FIGURE 2-14 LCD Module Connector Check

Page 2-42

### PROCEDURE 6

New LCD Cable Connection

- 1. Connect the new LCD cable to the system PCB and LCD module.
- 2. If normal operation is restored after replacing the LCD module, the previous LCD cable was defective. Assemble the system.
- 3. If normal operation is not restored, LCD module is probably defective. Go to PROCEDURE 7.

Page 2-43

### PROCEDURE 7

LCD Module Connection

- 1. Connect a new LCD module and LCD cable to the system PCB.
- 2. If normal operation is restored after replacing the LCD module, the previous LCD module was defective. Assemble the system.
- 3. If normal operation is not restored, system PCB is probably defective. System PCB is probably defective. Refer to part 2.4.

MODEL:T1200H/HB

Page 3-1

3.1 GENERAL

This part explains test and diagnostic programs. The purpose of the test and diagnostic programs is to check the functions of all hardware modules of the T1200 Personal Computer. There are 17 programs; they are composed of two modules: the service program module (DIAGNOSTICS MENU) and test program module (DIAGNOSTIC TEST MENU).

The service program module is composed of 6 tasks:

- 1. HARD DISK FORMAT
- 2. HEAD CLEANING
- 3. LOG UTILITIES
- 4. RUNNING TEST
- 5. FDD UTILITIES
- 6. SYSTEM CONFIGURATION

The test program module is composed of 11 tests as follows:

- 1. SYSTEM TEST
- 2. MEMORY TEST
- 3. KEYBOARD TEST
- 4. DISPLAY TEST
- 5. FLOPPY DISK TEST
- 6. PRINTER TEST
- 7. ASYNC TEST
- 8. HARD DISK TEST
- 9. REAL TIMER TEST
- 10. NDP TEST
- 11. EXPANSION TEST

The following items are necessary for carrying out the test and diagnostic programs.

- 1. T1200 Diagnostics disk
- 2. MS-DOS system disk
- 3. Work disk (formatted)
- 4. Cleaning disk kit
- 5. Printer wraparound connector
- 6. RS232C wraparound connector

The service engineer utilizes these programs to isolate problems by selecting the appropriate program and operation procedures described in the part 3.2 OPERATIONS.

MODEL:T1200H/HB

Page 3-2

### 3.2 OPERATIONS

- 1. Insert the diagnostics disk in the floppy disk drive and turn the POWER switch on.
- 2. Input TESTCE12 for the A> prompt and press Enter.
- 3. The following display will appear.

```
<sup>3</sup> TOSHIBA personal computer T1200 DIAGNOSTICS
<sup>3</sup> Version 1.00 (C) copyright TOSHIBA Corp. 1987
3 DIAGNOSTIC MENU
      1 - DIAGNOSTIC TEST
3
      2 - HARD DISK FORMAT
3
      4 - HEAD CLEANING
      5 - LOG UTILITIES
     6 - RUNNING TEST
     7 - FDD UTILITIES
     8 - SYSTEM CONFIGURATION
     9 - EXIT TO MS-DOS
<sup>3</sup> PRESS [1] - [9] KEY
```

Detailed explanations of the service programs and the operations are given in parts 3.16 to 3.21.

4. Press 1 key then Enter. The following display will appear.

```
<sup>3</sup> TOSHIBA personal computer T1200 DIAGNOSTICS
<sup>3</sup> version 1.00 (C) copyright TOSHIBA Corp. 1987
3 DIAGNOSTIC TEST MENU
        1 - SYSTEM TEST
3
        2 - MEMORY TEST
        3 - KEYBOARD TEST
        4 - DISPLAY TEST
        5 - FLOPPY DISK TEST
       6 - PRINTER TEST
       7 - ASYNC TEST
3
       8 - HARD DISK TEST
3
       9 - REAL TIMER TEST
3
      10 - NDP TEST
       11 - EXPANSION TEST
       88 - FDD & HDD ERROR RETRY COUNT SET
       99 - EXIT TO DIAGNOSTICS MENU
<sup>3</sup> PRESS [1] - [9] KEY
```

Page 3-3

If you want to set the FDD and HDD error retry count, type 88 then press Enter. The following message will appear. If don't the operation, FDD and HDD error retry count is once.

FDD & HDD Error retry count?

You can set the error retry count of the floppy disk test and hard disk test.

Type 99 then press Enter. Return to the DIAGNOSTICS MENU.

When select the FLOPPY DISK TEST, the following messages will appear.

Test drive number select (1:FDD1,2:FDD2,0:FDD1&2)?

Media in drive#1 mode (1:360k,2:360k-1.2M/720k,3:1.2M,4:720k)?

When select the HARD DISK TEST, the following message will appear.

Test drive number select (1:HDD1,2:HDD2,0:HDD1&2)?

5. After pressing the test number (1 to 11) of the DIAGNOSTIC TEST MENU, the following display (sample) will appear.

\$ A A A A A A A A A A A A A A A A A A A									
3	TEST NAME					XXXXXXX	3	3	
3	SUB TEST		XX				3	3	
3	PASS COUNT			ERROR COUNT		YYYYY	3		
3			XX	READ DATA		XX	3		
3	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		XXXXX	STATUS		XXX	3		
3	ADDRESS	·	71717171	DIATOD	•	20221		3	
3	SUB-TEST MENU						3		
3	202 1221 1210							3	
3	01 - ROM CHECKSUM								
3	: : 3								
3	: :								
3	99 - Exit to DIAGNOSTIC TEST MENU								
3								3	
3	SELECT SUB-TEST NUMBER? _								
3	TEST LOOP (1:YES/2:NO)? -								
3	ERRR STOP (1:YES/2:NO)? -								
ÚÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ									

Page 3-4

6. Select the subtest number. Type the subtest number then press the Enter. The following message will appear.
When select the KEYBOARD TEST, the following message will not appear.

```
TEST LOOP (1:YES/2:NO)?
```

When select the (YES);

Each time a test cycle ends, it increments the pass counter by one and repeats the test cycle..

When select the (NO);

At the end of a test cycle, it terminates the test execution and exits to the subtest menu.

7. Type the 1 or 2 then press Enter. The following message will appear.

```
ERROR STOP (1:YES/2:NO)?
```

When select the (YES);

When an error occurs, it displays the error status and stops the execution of the test program. The operation guide displays on the right side of the display screen.

When select the (NO); When an error occurs, it displays the error status then it increments the error counter by one and goes to the next test.

- 8. Type the 1 or 2 then press the Enter. The test program will run. Each subtest names described in the part 3.3.
- 9. When stop the test program, press Ctrl + Break keys then return to the DIAGNOSTICS MENU.
- 10. When error occurs on the test program, the following message will appear.

ERROR STATUS NAME [[ HALT OPERATION ]]

1: Test End

2: Continue

3: Retry

- 1: Terminates the test program execution and exits to the subtest menu.
- 2: Continues the test.
- 3: Retry the test.

The error code and error status names described in part 3.15.

MODEL:T1200H/HB

Page 3-5

### 3.3 SUBTEST NAMES

The following table shows subtest name of the test program.

```
TABLE 3-1 Subtest Names
3 # 3 TEST NAME 3 SUBTEST# 3 TEST ITEMS
3 1 3 SYSTEM 3 01 3 ROM checksum
3 3 02 3 HDDOFF - SW
01 <sup>3</sup> RAM constant data
                      RAM address pattern data
              02
<sup>3</sup> 2 <sup>3</sup> MEMORY
                  3 RAM refresh
          3
              03
                   3 Expansion bus
           3
              04
3
                      Backup RAM
               05
                  3
           3
               06
                      EMS function
01 <sup>3</sup> Pressed key display
          3
                   3
              02 <sup>3</sup> Tenkey pad display
03 <sup>3</sup> Pressed key code display
3 3 KEYBOARD
          3
<sup>3</sup> 01 <sup>3</sup> VRAM read/write
```

```
O2 Character attributes
Character set
Character set
Character set
Character display
                                  80*25 Character display
                    05
06
07
                                  320*200 Graphics display
     DISPLAY
                          3 640*200 Graphics display
3 640*200 Graphics display
3 Display peg.
3 "H" pattern display
3 Social attribute test
                      08
                                   Social attribute test
                       09
3 01 3 Sequential read
3 02 3 Sequential read/y
3
  3
                                  Sequential read/write
                      02
                      03 3 Randam address/data
04 3 Write specified address
05 3 Read specified address
3 5 3 FDD
                    04
                3
                 3
<sup>3</sup> 6 <sup>3</sup> PRINTER <sup>3</sup>
                      01 <sup>3</sup> Ripple pattern <sup>3</sup>
                   02 <sup>3</sup> 03 <sup>3</sup>
                                 Function
                3
                 3
                                   Wrap around
^{3} ^{3} ^{3} Wrap around (channel - 1) ^{3}
3
                3
                      02
                                 Wrap around (channel - 2)
                             Point to point (send)
3
  3
                3
                      03
               3 04 3 Point to point (receive)
3 05 3 Card modem loopback
3 06 3 Card modem on-line test
3 07 3 Dial tester test
<sup>3</sup> 7 <sup>3</sup> ASYNC
3 3 01 3 Sequential read 3
3 3 02 3 Address uniquence
3 3 3 03 3 Randam address/data
3 3 04 3 Cross talk & peek shift 3
                       04
                           3 Cross talk & peek Sills
3 Write/read/compare(CE)
3 Write specified address
3 Read specified address
3 ECC circuit (CE cylinder
3 8 3 HDD
                    05
                3
                       06
3
                 3
                       07
                 3
                       08
                                   ECC circuit (CE cylinder)
^{3} ^{3} ^{3} ^{01} ^{3} Real time ^{3} 9 ^{3} REAL TIMER ^{3} ^{02} ^{3} Real time of
                                  Real time carry
<sup>3</sup> 10<sup>3</sup> NDP <sup>3</sup> 01 <sup>3</sup> NDP
<sup>3</sup> 11<sup>3</sup> EXPANSION <sup>3</sup>
                      O1 Box wrap around
  3 UNIT
                3
                                 Box mono video ram
                3
                              3
```

MODEL:T1200H/HB

Page 3-6

### 3.4 SYSTEM TEST

Subtest 01 ROM checksum (Execution time: 1 second)

This test performs the ROM checksum test on the system

PCB.

(Test extent: F0000H - FFFFFH 64KB)

Subtest 02 HDD off-SW

Note: Confirm that turn the HDD switch on.

After checking the operation of the HDD switch, confirm that signals are being exchange between the CPU and the PS (Power Supply).

Operation for the test is as follows.

- 1. After executing the test, the following message will appear.
  - \*\*\* HDD off-switch test start \*\*\*
- 2. Turn the HDD switch off. The following message will appear.
  - \*\*\* HDD off-switch test OK ! \*\*\*
- 3. Press Enter, then return to the subtest menu of the system test.

MODEL:T1200H/HB

Page 3-7

### 3.5 MEMORY TEST

Subtest 01 RAM constant data (Execution time: 58 seconds)

This test writes constant data to Memory, and then reads and compares them with the original data. The constant data are "FFFFH", "AAAAH", "5555H", "0101H" and "0000H".

Subtest 02 RAM address pattern data (Execution time: 17 seconds)

This test makes the segment address and offset address by XORing, and then writes the address pattern data and reads and compares them with the original data.

Subtest 03 RAM refresh (Execution time: 34 seconds)

This test writes constant data in 256 bytes length to Memory, and then reads and compares it with the original data. The constant data are "AAAAH" and "5555H". A certain interval time will be taken between the write and the read operations.

Subtest 04 Expansion bus (Execution time: 3 seconds)

Note: As this test requires a special tool to be executed, it

can not be carried out here.

Subtest 05 Backup RAM (Execution time: 1 second)

This test writes data (FFH, AAH, 55H, 00H) to the memory address (F0000H to F07FFH); then read it the data out and compares it to the original data.

Page 3-8

Subtest 06 EMS function (Execution time: 16 seconds; 384 kbytes)

CAUTION: The contents of the EMS (Expanded memory specification) will be erased when this test is run. After the test, enter the MS-DOS SETUP12 command, which to set the EMS space. (See the OWNER'S manual for details).

Run the same test as subtest 05 for the EMS memory (384 kbytes) page frame address (D0000H) and the block select register (03H). This is performed for every 64kbytes. Operations for the test is as follows.

1. After executing the test, the following message will appear.

Warning: The contents of the EMS will be destroyed Press [Enter] key.

2. Press the Enter then the following message will appear.

[EMS port = XXXH, BLOCK# = X, PAGE = XXXXX]

Automatically return to the subtest menu of the MEMORY TEST.

MODEL:T1200H/HB

Page 3-9

### 3.6 KEYBOARD TEST

Subtest 01 Pressed key display

Note: Execute the test when Num-lock key is off. If this key is on, the test cannot be carried out.

When the keyboard layout (as shown below) is drawn on the display, press a certain key and check whether the corresponding key on the screen is changed to the character "\*".

When the same key again, it becomes to be the original state so that it is able to confirm the self-repeat function.

The following three keys are exceptions, and each key is

changed to the character "\*" only when it is pressed, and if released, it gets back to the original state.

Ctrl key, Shift key, Alt key

## KEYBOARD TEST IN PROGRESS 30100

Page 3-10

### Subtest 02 Tenkey pad display

Note: This test can be executed only when the connected to the key pad connector.

When the keyboard layout is drawn on the display, press a certain key of the tenkey pad, and confirm that the corresponding key on the display is changed to the character "\*"

When the same key is pressed again, it gets back to the original stats so that it is able to confirm the self-repeat function.

### KEYBOARD TEST IN PROGRESS 30200

### Subtest 03 Pressed key code display

Scan code, character code, and key top name are displayed on the screen by pressing a certain key as shown below. Some keys such as Ins, Caps lock, Num lock, Scroll lock, Alt, Ctrl, and shift key blink on the screen when each one is pressed.

Each scan code, character code and key top name described in the TABLE 3-2.(Next page)

```
<sup>3</sup> KEYBOARD TEST
                   IN PROGRESS
                                 303000
3
    Scan code
                    XX
3
3
    Character code =
3
3
     Keytop
                     XXXX
3
<sup>3</sup> Ins Lock
                     Num Lock Scroll Lock
           Caps Lock
<sup>3</sup> Alt
                    Left Shift
           Ctrl
                                Right Shift 3
<sup>3</sup> PRESS [ENTER] KEY
```

Page 3-11

TABLE 3-2 Scan Code, Character Code, and Key Top Name

```
02
      31
2 3
    3
   03
      32
3 3
   04
    3
      33
4 3
   3
   05
      34 3
5 <sup>3</sup>
    3
   06
6 3
   07
    3
      36 3
7 3
   08
    3
      37
8 3
    3
   09
      38 3
3
9 3
   0A
      39 3
0 3
   0B <sup>3</sup>
_ 3
   0C 3
3
= 3
   0D
      3D 3
\ 3
    3
   2B
      5C 3
3 OF
   з 09
q 3
   10
    3
      71 3
W 3
   11
    3
      77
3
   12
    3
      65
е
3
   13
    3
      72
t 3
    3
   14
      74
      ÄÄÄÄÄÄÄÄÄ
У 3
    3
   15
      79
u ³
    3
i ³
    3
O 3
    3
p 3
   19
    3
J 3
    3
] 3
    3
   1B
a 3
    3
s 3
   1F
    3
d 3
   20
    3
      64 3
f <sup>3</sup> 21
    3
      66
```

22 67 3 3 23 h 24 3 k ³ 3 25 1 3 3 3 27 3 3B 

<fig id=MMS\1200\12003\_12.TIF>Page 3-12

TABLE 3-2 Scan Code, Character Code, and Key Top Name

SCAN CODE CHARACTER CODE 1 3 28 3 3 2C 3 7A ÄÄÄÄÄÄÄÄÄ 3 2D 78 х 3 2E 63 V 3 2F 3 76 b 3 30 3 62 ÄÄÄÄÄÄÄÄÄÄ n 3 31 3 бE 3 3 m 32 6D ÄÄÄÄÄÄÄÄÄ 3 33 3 2C 3 3 34 2E / 3 35 3 Space <sup>3</sup> 39 3 20 3 3 3C 00 F2 F4 3 3E 3 00 F6 <sup>3</sup> 3 40 00 F8 <sup>3</sup> 42 <sup>3</sup> F10 <sup>3</sup> 44 3 F1 3 3B 3 00 F3 3 3 3D 00 <sup>3</sup> F5 <sup>3</sup> 3F <sup>3</sup> 00

F7 <sup>3</sup> 41 3 00 F9 <sup>3</sup> 43 <sup>3</sup> 00 3 Esc <sup>3</sup> 01 <sup>3</sup> 1B 3 Home <sup>3</sup> 47 <sup>3</sup> 00 3 3 4D 3 3 00 Pg Dn <sup>3</sup> 51 <sup>3</sup> 00 <sup>3</sup> Del <sup>3</sup> 53 <sup>3</sup> 00 3 Sys Req <sup>3</sup> 85 <sup>3</sup> 00 3 Prt Sc <sup>3</sup> 37 2A 3 3 \_ 3 4A 3 2D 3 + 3 4E 3 2B 3 

MODEL:T1200H/HB

<fig id=MMS\1200\12003\_13.TIF>Page 3-13

### 3.7 DISPLAY TEST

Subtest 01 VRAM read/write (Execution time: 1 second)

This test writes constant data (FFFFH, AAAAH, 5555H, 0000H) and address data to the video RAM; it then reads the data out and compares it the original data.

Subtest 02 Character attributes (Execution time: 1 second)

This test is for checking the various types of displays:

Normal Display Intensified Display Reverse Display Blinking Display

In the case of color displays, all seven colors used (blue, red, magenta, green, cyan, yellow, white) are displayed. The background and foreground colors can then be checked for brightness. The display below appears on the screen when this test is run.

CHARACTER ATTRIBUTES

Subtest 03 Character set (Execution time: 1 second)

In this test the character code (00H to FFH) characters are displayed in the  $40 \times 25$  pixel mode as shown below.

## CHARACTER SET IN 40X25

Subtest 04 80\*25 Character display (Execution time: 1 second)

In this test the shift characters are displayed in the  $80 \times 25$  pixel mode as shown below.

#### 80\*25 CHARACTER DISPLAY

Page 3-15

Subtest 05 320\*200 Graphics display (Execution time: 4 seconds)

This test displays two sets of color blocks for the color display in the  $320 \times 200$  dots graphics mode as shown below.

### 320\*200 GRAPHICS DISPLAY

Subtest 06 640\*200 Graphics display (Execution time: 8 seconds)

This test displays the color blocks for the black and white display in the  $640 \times 200$  dot graphics mode as shown below.

# 640\*200 GRAPHICS DISPLAY

Page 3-16

Subtest 07 Display page (Execution time: 15 seconds)

This test confirms that the pages can be changed in order (page 0 to page 7) in the  $40 \times 25$  pixel mode.

ÚÄ	ÄÄÄ	ÄÄ	ÄÄŻ	ÄÄŻ	ÄÄŻ	ÄÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄŻ	ÄÄŻ	ÄÄŻ	ÄÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄŻ	ÄÄŻ	s.	
3	DI	SP	LA?	ΥI	PAC	ξE	0																		3	
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0																								0	3
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3
ÀÄ	ÄÄÄ	ÄÄ	ÄÄŻ	ÄÄŻ	ÄÄŻ	ÄÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄŻ	ÄÄŻ	ÄÄ	ÄÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄ	ÄÄŻ	ÄÄŻ	ÚĹ	

Subtest 08 "H" pattern display (Execution time: 1 second)

This test displays H characters on the entire screen, as

shown below.

Page 3-17

### Subtest 09 Special attribute test

This test executes the following test.

- 1. EXT/FDD SW test
- 2. CRT, Speed, Caps, Num, Scroll LED test
- 3. Attribute special test

Operations for the test is as follows.

1. After executing the test, the following message will appear.

Confirm that the above message [[[ XXX ]]] changes when it is specified by EXT FDD switch.

2. After pressing the Enter, the following message will appear.

Confirm that the font of the above message changes by pressing the  $\mbox{Fn} + \mbox{->} \mbox{keys}$ .

3. After pressing the Enter, the following message will appear.

Confirm the fact that when above combinations of keys are pressed simultaneously, the indicator showing the LED status appears on the right of each key group.

4. After pressing the Enter, the following message will appear.

Confirm that the character font changes by pressing  ${\tt Enter.}$ 

5. After pressing Enter, return to the subtest menu of the DISPLAY TEST.

MODEL: T1200H/HB

Page 3-19

### 3.8 FLOPPY DISK TEST

CAUTION: Before running the floppy disk test prepare a formatted work disk and remove the diagnostics disk then insert the work disk to the FDD.

Subtest 01 Sequential read (Execution time: 63 seconds)

This test performs a cyclic redundancy check with a continuous read operation of all track on a floppy disk. 2D (Double-sided, double density): Track 0 to 39 2DD (Double-sided, double density, double track):

Track 0 to 79

Subtest 02 Sequential read/write (Execution time: 130 seconds)

This test writes data to all tracks (as defined above) continuously and then reads the data out and compares it to original data.

(The data pattern is B5ADADH repeated.)

Subtest 03 Random address/data (Execution time: 12 seconds)

This test writes random data to random address on all tracks (as defined in subtest 01) and then reads the data out and compares it with the original data.

Subtest 04 Write specified address (Execution time: 1 second)

This test writes data specified by keyboard to tracks, heads, and address specified by the keyboard.

Subtest 05 Read specified address (Execution time: 1 second)

This test reads data from tracks, heads, and address specified by keyboard.

MODEL:T1200H/HB

Page 3-20

### 3.9 PRINTER TEST

CAUTION: A printer (IBM compatible) must be hooked up to the system in order to execute the test.

Subtest 01 Ripple pattern (Execution time: 110 seconds)

This test prints character for code 20H through 7EH line by line while shifting one character to the right at the beginning of each new line.

### Ripple Pattern

Subtest 02 Function (Execution time: 15 seconds)

This test prints out various print type as shown below.

Normal Print
Double Width Print
Compressed Print
Emphasized Print
Double Strike Print
All Characters Print

PRINTER TEST

Subtest 03 Wrap around (Execution time: 1 second)

Note: A printer wraparound connector is necessary for executing this test. Wiring diagram of the printer wrap around connector described in the part 3.22.

Checks the data, control, and status lines with the printer wrap around connector.

MODEL:T1200H/HB

Page 3-21

#### 3.10 ASYNC TEST

For subtest 01 to subtest 05, transmission is done as follows in the communication.

Speed: 9600 BPS

Data: 8 bits + parity (EVEN)

1 stop bit 20H to 7EH

Subtest 01 Wrap around (channel 1) (Execution time: 1 second)

Note: An RS232C wrap around connector must be connected to channel 1 to execute this test. RS232C wrap around connector wiring diagram described in part 3.22.

Performs a data send/receive test with the wrap around  $% \left( x_{1},x_{2},...,x_{n}\right) =0$ 

connector for the channel 1.

Subtest 02 Wrap around (channel 2) (Execution time: 1 second)

Performs the same test as subtest 01 for the channel 2.

Subtest 03 Point to point (send) (Execution time: 1 second)

Note: This test can be executed on condition that the both send and receive sides are set in the same condition, and also connected together by RS232C direct cable (Wiring diagram described in part 3.22.). Subtest 03 must be executed

together with subtest 04 and vice versa.

In this test, the data (20H to 7EH) are sent as one block from one side to the other, and then returned from the

later

one to the first side again. This test is used to check whether the returned data are same as the original ones.

Subtest 04 Point to point (receive) (Execution time: 1 second)

This test is exactly the same as subtest 03 except that the data flow is completely opposite.

Page 3-22

Subtest 05 Card modem loopback (Execution time: 5 seconds)

Note: If there is no modem card in the system, this test can not be executed. Press the Fn + SysReq key, then confirm that the Built-in modem power is on.

This test is used to check whether the data, which is from the modem to the RS232C inside the system, is same as the original data which had first been sent to the

modem

card.

Subtest 06 Card modem on-line test (Execution time: 10 seconds)

Note: After the system is connected to the PBX, unless the receive side is in the same status as the send side, the test cannot be executed. Press the Fn + SysReq key, then confirm that the Built-in modem power is on.

In this test, first some data are sent to the modem card from the RS232C inside the system, then the data is again sent to the other system through the PBX (Private Branch Exchange).

This test is used whether the returned data from the other system are same as the original data.

Subtest 07 Dial tester test (Execution time: 60 seconds)

Note: To execute this test, a dial tester must be connected to the system.

This test is carried out by sending the pulse dial and tone dial twice automatically.

[Pulse dial] : "1-2-3-4-5-6-7-8-9-0-1-2"

[Tone dial] : "1-2-3-4-5-6-7-8-9-\*-0-#"

MODEL: T1200H/HB

Page 3-23

# 3.11 HARD DISK TEST

CAUTION: The contents of the hard disk will be erased when subtest 02, 03, 04, 06 and 08 is run. Before running the test, transfer the contents of the hard disk on the floppy disk. This can be done with the MS-DOS BACKUP command. After the test, enter the MS-DOS FDISK command, which will set the partition. Then enter the MS-DOS FORMAT command. (See the MS-DOS manual for details.)

Subtest 01 Sequential read (CYL.0-610,CYL.610-0) (Execution time: 7 minutes)

This test performs forward reading of contents from track 0 to track 610 and then performs reverse reading of the contents from track 610 to track 0.

Subtest 02 Address uniquence (Execution time: 10 minutes)

This test writes the address data(sector by sector) track by track, then reads the data and compares it to the original data.

Following three kinds of read operations are performed. (Forward sequential, Reverse sequential, Randam)

Subtest 03 Random address/data (Execution time 48 seconds)

This test write random data in random units to random address (cylinder, head, sector) and then reads the data out and compares it to the original data.

Subtest 04 Cross talk & peak shift (Execution time: 30 seconds)

This test writes the eight types of worst pattern data (shown below) to cylinders then reads the data while shifting cylinder by cylinder.

Worst pattern data									
10	Mbytes HDD	20	Mbytes	HDD					
1.	B5ADAD	1.	6D6D						
2.	4A5252	2.	DBDB						
3.	EB6DB6	3.	6B5A						
4.	149249	4.	DEF6						
5.	63B63B	5.	D2CC						
6.	9C49C4	6.	37B3						
7.	2DB6DB	7.	34B5						
8.	D24924	8.	6DEE						

# Page 3-24

Subtest 05 Write/Read/Compare (CE) (Execution time: 2 seconds)

This test writes B5ADAD warst pattern data to the CE cylinder and then reads the data out and compares it to the original data.

Subtest 06 Write specified address (Execution time: 1 second)

This test writes specified data to a specified cylinder and head.

Subtest 07 Read specified address (Execution time: 1 second)

This test reads data which has been written to a specified cylinder and head.

Subtest 08 ECC circuit (CE cylinder) (Execution time: 2 seconds)

This test checks the ECC (Error check and correction) circuit functions at the CE cylinder (Track 611).

Page 3-25

### 3.12 REAL TIMER TEST

#### Subtest 01 Real time

A new data and time can be input during this test when the current data and time are displayed. Operations for the test is as follows.

1. After executing the test, the following message will appear.

- 2. If current date is not correct, input the current new date. Press the Enter, the Enter new time: message will appear.
- 3. If current time is not correct, input the current new time. Press the Enter, return to the subtest menu of the REAL TIME TEST.

# Subtest 02 Real time carry

CAUTION: When this test is executed, the current data and time is erased.

This test checks whether the real-time clock increments the time displayed correctly (month, day, year, hour, minute, second).

MODEL:T1200H/HB

Page 3-26

### 3.13 NDP TEST

Note: This test cannot be run if there is no NDP mounted on the system PCB.

Confirm that the jumper strap is removed on the system PCB (PJ 20).

If there is no NDP mounted and is removed the jumper strap on the system PCB, system is hung up. Must be turn the POWER

switch

off.

Subtest 01 NDP test (Execution time: 1 second)

This test checks the control word, status word, bus, and addition/multiplication functions.

MODEL: T1200H/HB

Page 3-26

### 3.14 EXPANSION UNIT TEST

Note: If there is no expansion box connected to the system, this

test cannot be executed.

Subtest 01 Box wrap around (8 bits bus) (Execution time: 3 seconds)

Note: As this test required a special tool to be executed, it

can not be carried out here.

Subtest 02 Box mono video ram (Execution time: 1 second)

Note: If there is no monochrome display card in the expansion

box, this test cannot be executed.

This test writes data (FF, AA, 55, 00H) into the

monochrome display memory (B0000H to B0F9FH), then reads

the data out and compares it to the original data.

MODEL:T1200H/HB

Page 3-27

### 3.15 ERROR CODE AND ERROR STATUS NAMES

The following table shows the error code and error status names.

TABLE 3-3 Error Code and Error Status Names

```
<sup>3</sup> FF <sup>3</sup> Compare error
^{3} FDD ^{3} 01 ^{3} Bad Command ^{3}
                   02 <sup>3</sup> Address Mark Not Found
              3 02 3 Address Mark Not Found 3
3 03 3 Write Protected 3
3 04 3 Record Not Found 3
3 06 3 Media removed on dual attach card3
3 08 3 DMA Overrun Error 3
3 09 3 DMA Boundary Error 3
3 10 3 CRC Error 3
3 20 3 FDC Error 3
4 40 3 SEEK ERROR 3
5 60 3 FDD not drive 3
8 80 3 Time Out Error (Not Ready) 3
       3 80 3 Time Out Error (Not Ready) 3
3 EE 3 Write buffer error 3
^{\rm 3} RS232C ^{\rm 3} 01 ^{\rm 3} DSR Off Time Out ^{\rm 3}
                  02 <sup>3</sup> CTS Off Time Out
               3
                   04 3 RX EMPTY Time Out
3
               3
              3 08 3 TX BUFFER FULL Time Out
              3 10 3 Parity Error
3 20 3 Framing Error
3 40 3 Overrun Error
3 80 3 Line Status Error
              3 88 3 Modem Status Error
              3 33 3 NO CARRIER (CARD MODEM)
3 34 3 ERROR (CARD MODEM)
3 36 3 NO DIAL TONE (CARD MODEM)
PRINTER 3 01 3 Time Out

3 08 3 Fault

3 10 3 Select Line

3 20 3 Out Of Paper

3 3 40 3 Power off

3 80 3 Busy Line
```

Page 3-28

TABLE 3-3 Error Code and Error Status Names

ÚÄÄÄÄÄ	ÄÄÄÄÄÄÄÄ	ÂÄÄÄ	ÄÄÄÄÄÄÄÄ	ÄÄÄ	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	ځ
3 DEV	ICE NAME	3 EF	ROR CODE	3	ERROR STATUS NAME	3
ÃÄÄÄÄÄ	ÄÄÄÄÄÄÄÄÄ	ÄÄÄÄ	ÄÄÄÄÄÄÄÄÄ	ÄÄÄ	<u>ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ</u>	_
3	HDD	3	01	3	Bad command error	3
3		3	02	3	Bad address mark	3
3		3	04	3	Record not found	3
3		3	05	3	HpC NOT RESET	3
3		3	07	3	Drive not initialize	3
3		3	09	3	DMA Boundary error	3
3		3	0A	3	Bad sector error	3
3		3	0B	3	Bad track error	3
3		3	10	3	ECC error	3
3		3	11	3	ECC recover enable	3
3		3	20	3	HDC error	3
3		3	40	3	Seek error	3
3		3	80	3	Time out error	3
3		3	AA	3	Drive not ready	3
3		3	BB	3	Undefined	3

```
3
                CC <sup>3</sup> Write fault
                                                   3
3
                E0
                     <sup>3</sup> Status error
3
           3
                F0
                     Not sense error ( HW.code = FF)
NDP 3
               01 <sup>3</sup> No NDP
                   <sup>3</sup> Control word error
3
           3
                02
                    <sup>3</sup> Status word error
                                                   3
3
           3
                03
                    <sup>3</sup> Bus error
3
           3
                04
3
           3
                05
                     <sup>3</sup> Addition error
           3
                06
                     3
                       Multiplication error
```

MODEL:T1200H/HB

Page 3-29

### 3.16 HARD DISK FORMAT

There are two types of hard disk formatting:

- 1. Physical formatting
- 2. Logical formatting

This program is for physical formatting of the hard disk; it can execute the following items.

- 1. All track FORMAT
- 2. Good track FORMAT
- 3. Bad track FORMAT
- 4. Bad track CHECK

Note: Execution of the program cannot be performed unless the  $\ensuremath{\mathsf{HDD}}$  switch is on.

CAUTION: The contents of the hard disk will be erased when this program is run. Before running the program, transfer the contents of the hard disk on to a floppy disk. This can be done with the MS-DOS BACKUP command. (See the MS-DOS manual for details.)

# 3.16.1 Program descriptions

All track FORMAT (Execution time: 6 minutes)
 Performs physical formatting of hard disk in the manner shown
below.

Sector sequences: 3
Cylinders: 0 to 611

Heads: 0 to 1 (10 Mbytes) 0 to 3 (20 Mbytes)

Sectors: 1 to 17

Sector length: 512 bytes per sector
Bad track unit: 10 tracks (10 Mbytes)
20 tracks (20 Mbytes)

2. Good track FORMAT (Execution time: 1 second)

Executes the formatting of a specified cylinder and track as a good track.

3. Bad track FORMAT (Execution time: 1 second)

Executes the formatting of a specified cylinder and track as a bad track.

4. Bad track CHECK (Execution time: 1 and 1/2 minutes)
Checks for bad tracks by performing a read operation for all tracks on the hard disk; a list of bad tracks is then displayed.

Page 3-30

### 3.16.2 Operations

CAUTION: After physical formatting is finished, enter the MS-DOS FDISK command, which will set the partition. Then enter the MS-DOS FORMAT command. (See the MS-DOS manual for details.)

1. After pressing 2 and Enter to select from the DIAGNOSTICS MENU, the following display will appear.

- 2. All track FORMAT Selection
  - (1) When All track FORMAT (1) is selected, the following message will appear.

Interleave number (3/1-9) ?

(2) Select an interleave number. (Usually select 3.) Type the number and press Enter. The following message will appear.

Drive number select (1:#1, 2:#2) ?

(3) Select a drive number. Type the drive number and press Enter. The following display will appear.

### 

Page 3-31

(4) After checking all cylinders of the hard disk, the following message will appear. If founds the bad track, displays the bad track number.

Press [Bad track number (CCCH) key ?

- (5) If the hard disk has except the displayed the bad track number, type a bad-track number (four digits) and press Enter. (The first three digits are the cylinder number and the last digit is the head number.) If the hard disk doesn't have except them, press the Enter only. This executes the formatting of all tracks.
- (6) After formatting the hard disk, the [[cylinder, head = XXX X]] message will appear; then all cylinders of the hard disk are checked. If there is a bad track on the hard disk, the bad track number will be displayed on the screen.
- (7) Format complete message will then appear.
- (8) Press the Enter to return to the HARD DISK FORMAT menu.

Page 3-32

- 3. Good track FORMAT or Bad track FORMAT Selection
  - (1) When Good track FORMAT or Bad track FORMAT is selected, the following message will appear.

Interleave number (3/1-9) ?

(2) Select an interleave number. (Usually select 3.) Type the number and press Enter. The following message will appear.

Drive number select (1:#1, 2:#2) ?

(3) Select a drive number. Type the drive number and press Enter. The following message will appear.

(4) Type a track number (four digits) and press Enter. (The first three digits are the cylinder number and the last digit is the head number.) This executes the formatting of good tracks or bad tracks.

Note: This program can format only one track per operation. If it is

desired to format several good tracks or bad tracks, repeat the operation as many times as necessary.

- (5) After formatting the track of the hard disk, the Format complete message will appear.
- (6) Press the Enter to return to the HARD DISK FORMAT menu.

Page 3-33

- 4. Bad track CHECK Selection
  - (1) When Bad track CHECK is selected, the following message will appear.

Drive number select (1:#1, 2:#2) ?

(2)Select a drive number. Type the drive number and press Enter. When the following message appears, and bad tracks of the hard disk are checked.

- (3)After checking the bad tracks of the hard disk are checked, the Format complete message will appear.
- (4)Press the Enter to return to the HARD DISK FORMAT menu.

MODEL:T1200H/HB

Page 3-34

- 3.17 HEAD CLEANING
- 3.17.1 Program description

This program executes head loading and seek/read operations for head cleaning. A cleaning kit is necessary for cleaning the FDD head.

- 3.17.2 Operations
- 1. After pressing 4 and Enter to select from the DIAGNOSTICS MENU, the following message will appear.

- 2. After the above message appears, remove the Diagnostics disk, insert the cleaning disk, and press any key.
- 3. When the following message appears, FDD head cleaning will begin.

4. When cleaning is finished, the display automatically returns to the DIAGNOSTICS MENU.

MODEL:T1200H/HB

Page 3-35

# 3.18 LOG UTILITIES

## 3.18.1 Program description

This program logs error information generated, while a test is in progress; the information is stored in the RAM. However if the POWER switch is turned off the error information will be lost. The error information itself is displayed as the following.

- 1. Error count (CNT)
- 2. Test name (TEST)
- 3. Subtest number (NAME)
- 4. Pass count (PASS)
- 5. Error status (STS)
- 6. Address (FDD, HDD 1 or memory; ADDR)
- 7. Write data (WD)
- 8. Read data (RD)
- 9. Error status name

This program can store data on a floppy disk or output information to a printer.

Page 3-36

# 3.18.2 Operations

1. After pressing 5 and Enter to select from the DIAGNOSTICS MENU, the error information logged in the RAM or on the floppy disk is displayed as shown below.

Error Information Display

2. Error information to be displayed on the screen can be manipulated with the following key operation.

- The 1 key scrolls the display to the next page.
- The 2 key scrolls the display to the previous page.
- The 3 key returns the display to the DIAGNOSTIC MENU.
- The 4 key erases all error log information in RAM.
- The 5 key outputs error log information to a printer.
- The 6 key reads log information from a floppy disk.
- The 7 key writes log information to a floppy disk.

MODEL:T1200H/HB

Page 3-37

### 3.19 RUNNING TEST

# 3.19.1 Program description

This program automatically runs the following tests in sequence.

- 1. System test ( subtest number 01)
- 2. Memory test ( subtest number 01, 02, 03, 05, 06)
- 3. Display test ( subtest number 01 to 07)
- 4. FDD test ( subtest number 02)
- 5. Printer test ( subtest number 03)
- 6. Async test (subtest number 01, 05, 08)
- 7. HDD test ( subtest number 01, 05, 08)

When running an FDD test, this system automatically decides whether there are one or two FDDs.

### 3.19.2 Operations

CAUTION: Do not forget to load a work disk. If a work disk is not loaded, an error will be generated during FDD testing.

- 1. Remove the diagnostics disk and insert the work disk into the floppy disk drive.
- 2. After pressing 6 and Enter to select from the DIAGNOSTIC MENU, the following message will appear.

# Printer wrap around test (Y/N) ?

3. Select whether to execute the printer wraparound test (Yes) or not (No). Type the desired Y or N and press Enter key. (If Y is selected, a wraparound connector must be connected to the printer connector on the back of the unit.) The following message will appear.

# Async wrap around test (Y/N) ?

4. Select whether to execute the test (Yes) or not (No). Type the desired Y or N and press Enter Key. (If Y is selected, an R5232C wraparound connector must be connected to the COMMS connector on the back of the unit.)

5. This program is repeated continuously. To stop the program, press Ctrl + Break key.

MODEL:T1200H/HB

Page 3-38

#### 3.20 FDD UTILITIES

### 3.20.1 Program description

These programs format and copy floppy disks, and display dump list for both the FDD and the HDD.

#### 1. FORMAT

This program can format floppy disk (5.25"/3.5") as follows.

- (a) 2D: Two-sided, double-density, 48 TPI, MFM mode, 512 bytes, 9 sectors/track.
- (b) 2DD: Two-sided, double-density, double-track, 96 TPI, MFM mode, 512 bytes, 15 sectors/track.
- (c) 2HD: Two-sided, high-density, double-track, 96/135 TPI, MFM mode, 512 bytes, 15 sectors/track.

### 2. COPY

This program copies floppy disks.

Copy with one FDD (Drive A)
Copy with two FDDs (Drive A to Drive B)

# 3. DUMP

This program display the contents of floppy disks (both 3.5" and 5.25") and hard disks (designated sectors).

### 3.20.2 Operations

1. After pressing 7 and Enter key to select from the DIAGNOSTICS MENU, the following display will appear before program execution.

### 2. FORMAT Selection

(1) When FORMAT is selected, the following message appears.

(2) Select a drive number. Type the number and the following message will then appear.

Type select (1:2D-04D, 2:2D-08DE, 3:2HD-08DE, 4:2DD-2DD)

(3) Select a media-drive type number. Type the number and the following message will appear.

(4) Remove the diagnostics disk from the FDD and insert the work disk; press any key.

The Format start message will appear; formatting is then executed. After the floppy disk is formatted, the following message will appear.

Format complete
Another format (1:Yes/2:No) ?

(5) If you type 1 and press Enter key, the display will return to the message in (3) above. If you type 2 the display will return to the DIAGNOSTICS MENU.

Page 3-40

### 3. COPY Selection

(1) When COPY is selected, the following message will appear.

(2) Select a media/drive type number. Type the number. The following message will then appear.

 (3) Remove the diagnostics disk from the FDD and insert the source disk; press any key. The Copy started message will then appear. After that, the following message will appear.

(4) Remove the source disk from the FDD and insert the work disk (formatted); press any key. When coping can not be done with one operation, message (2) is displayed again. Repeat the operation. After the floppy disk has been copied, the following message will appear.

Copy complete
Another copy (1:Yes/2:No) ?

(5) If you type 1 the display will return to the message in (1) above. If you type 2 the display will return to the DIAGNOSTICS MENU.

Page 3-41

- 4. DUMP Selection
  - (1) When DUMP is selected, the following message will appear.

- 2) Select a format type number. Type the number. If 3 is selected, the dump lists for the hard disk are displayed automatically.
  - 0: Display a dump list for a floppy disk (2DD)
  - 1: Display a dump list for a floppy disk (2D).
  - 2: Display a dump list for a floppy disk (2HD).
  - 3: Displays a dump list for a hard disk.
- (3) If 0, 1, or 2 is selected, the following message will appear.

Select FDD number (1:A/2:B) ?

(4) Select an FDD drive number; the following message will then appear.

- (5) Remove the diagnostics disk from the FDD and insert a source disk; press any key. The Track number ?? message will then appear. Type the track number and press Enter.
- (6) The Head number ? message will then appear. Type the head number and press Enter.

- (7) The Sector number ?? message will then appear. Type the sector number and press Enter. The dump list for the floppy disk will be displayed.
- (8) After a dump list appears on the screen, the Press number key (1:up,2:down,3:end) ? message will appear.
  - 1. Displays the next sector dump.
  - 2. Displays a previous sector dump.
  - 3. Displays the following message.

Another dump (1:Yes/2:No) ?

(9) If you type 1 the display will return to the message shown after (4) above. If you type 2 the display will return to the DIAGNOSTICS MENU.

MODEL:T1200H/HB

Page 3-42

## 3.21 SYSTEM CONFIGURATION

### 3.21.1 Program description

This program displays the following system configuration.

- 1. Memory size
- 2. Display type
- 3. Floppy disk drive number
- 4. Async port number
- 5. Hard disk drive number
- 6. Printer port number
- 7. Co-processor number
- 8. Expanded memory port number

# 3.21.2 Operations

After pressing 8 and Enter key to select from the DIAGNOSTICS MENU, the following display will appear.

# 

Press Enter key to return to the DIAGNOSTICS MENU.

MODEL:T1200H/HB

Page 3-43

## 3.22 WIRING DIAGRAM

1.	Printer	wrap	around	connector
----	---------	------	--------	-----------

(9) +DATA7(4)+DATA2	ÄÄÄÄ	+ SELECT (13)	
(8) +DATA6(3)+DATA1	ÄÄÄÄ	+ P.END (12)	
(7) +DATA5(2)+DATA0	ÄÄÄÄ	+ BUSY (11)	
(6) +DATA4(16)-INT PRT	ÄÄÄÄ	- ACKNOWLEDGE (10)	
(5) +DATA3(1)-STROBE	ÄÄÄÄ	- ERROR (15)	

FIGURE 3-1 Printer Wrap Around Connector

# 2. RS232C Wrap around connector

(3)	TRANSMIT DATA	AAAAAAA	RECEIVE DATA	(2)
(7)	REQUEST TO SEND	ÄÄÄÄÄÄÄ ³	CLEAR TO SEND	(8)
		ÀÄÄÄÄÄÄ	CARRIER DETECT	(1)
(4)	DATA TERMINAL READY	ÄÄÄÄÄÄÄÄ 3	DATA SET READY	(6)
		ÄÄÄÄÄÄÄ	RING INDICATE	(9)

FIGURE 3-2 RS232C Wrap Around Connector

Page 3-44

# 3. RS232C direct cable (9-pin to 9-pin)

(3)	TD	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	RD (	(2)
(4)	DTR	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	OSR (	(6)
		~ " " " " " " " " " " " " " " " " " " "	CTS (	(8)
		×	RI (	(9)
(7)	RTS	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	CD (	(1)
(5)	GND	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ	GND (	(5)

(2) RD FIGURE 3-3 RS232C Direct Cable (9-pin to 9-pin)

- 4. RS232C direct cable (9-pin to 25-pin)

  - (2) RD RD (3)
  - - $\tilde{A}$ ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ DSR (6)
    - ÀÄÄÄÄÄÄÄÄÄÄÄÄÄ RI (22)

 $$\$  <fig id=MMS\1200\12003\_44.TIF>FIGURE 3-4 RS232C Direct Cable (9-pin to 25-pin)

MODEL:T1200H/HB

Page 4-1

### 4.1 GENERAL

This section gives a detailed description of the procedures used to replace FRUs (field replaceable units).

FRUs consist of the following:

- 1. Top Cover Assembly
- 2. Keyboard Unit
- 3. Memory Card
- 4. RTC Battery
- 5. Speaker
- 6. Keyboard Bridge
- 7. Indicator PCB
- 8. Built-in Modem
- 9. Power Supply PCB
- 10. FDD (Floppy Disk Drive) Base
- 11. FDI
- 12. Hard Disk Control PCB
- 13. Hard Disk Drive
- 14. System PCB
- 15. LCD Mask
- 16. LCD Module
- 17. LCD Cover

The following points must be kept in mind:

- 1. The system should never be disassembled unless there is a problem (abnormal operation, etc.).
- 2. Only approved tools may be used.
- 3. After deciding the purpose of replacing the unit, and the procedures required, do not carry out any other procedures which are not absolutely necessary.
- 4. Be sure to turn the POWER switch off before beginning.
- 5. Be sure to disconnect the ac adapter and all external cables from the system.
- 6. Follow only the fixed, standard procedures.
- 7. After replacing a unit, confirm that the system is operating normally.
- 8. Even if the POWER switch is turned off, the system is still supplied with electric current by the sub battery. During maintenance activity, you should take enough care so that no short circuit will occur on the system PCB.

Tools needed for unit replacement:

- 1. Phillips Screwdriver
- 2. Tweezers

MODEL:T1200H/HB

Page 4-2

### 4.2 REMOVING THE TOP COVER ASSEMBLY

The top cover assembly consists of the top cover (A), LCD mask (B), LCD module (C), and LCD cover (D).

Note: Replacement procedures for these items are detailed in parts 4.14 to 4.17.

FIGURE 4-1 Top Cover Assembly

- 1. Confirm that the POWER switch is off.
- 2. Turn the unit upside down and remove the seven screws (E) from the base subassembly (F).

FIGURE 4-2 Removing the Screws

from the Base Subassembly

Page 4-3

3. Turn the unit back over and remove the main battery (G) by pushing the latch release (H) to the left and lifting the battery up and out.

FIGURE 4-3 Removing the Main Battery

4. Remove the two screws (I) located beneath the main battery.

FIGURE 4-4 Removing the Screws from the Top Cover Assembly

Page 4-4

5. Open the LCD by sliding the two side latches (J) forward while pulling the LCD upward.

FIGURE 4-5 Opening the LCD

6. The top cover assembly can now be lifted and separated from the base subassembly. Once the top cover assembly is separated from the base subassembly it should be stood on its side to the left of the unit.

FIGURE 4-6 Removing the Top Cover Assembly from the Base Subassembly

7. To reassemble the unit, remount the top cover assembly on the base subassembly and follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-5

- 4.3 DISCONNECTING THE TOP COVER ASSEMBLY
- 1. Confirm that the POWER switch is off.
- 2. Remove the top cover assembly as directed in part 4.2.
- 3. Lift the keyboard unit (A) out and place it in front of the unit.
- 4. Disconnect the LCD cable (B) from the system PCB (C).

FIGURE 4-7 Disconnecting the Top Cover Assembly

5. To install a new top cover assembly, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-6

- 4.4 REMOVING/REPLACING THE KEYBOARD UNIT
- 1. Confirm that the POWER switch is off.
- 2. Remove the top cover assembly and lift the keyboard unit out as directed in part 4.2. It is not necessary to remove the keyboard

bridge (A).

3. Release the pressure plate (B) of connector PJ1 (C) to disconnect the keyboard cable from the system PCB.

FIGURE 4-8 Disconnecting the Keyboard Unit

4. To install a new keyboard unit, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-7

4.5 REMOVING/REPLACING THE MEMORY CARD, RTC BATTERY, AND SPEAKER

CAUTION: The expanded memory contents will remain in the old expanded memory. If desired, transfer the contents of the old expanded memory onto a floppy disk before replacing the memory card.

Before replacing the memory card, disconnect the sub battery from the power supply PCB.

- 1. Confirm that the POWER switch is off.
- 2. Remove the keyboard unit as directed in part 4.4.
- 3. Remove the single screw (A) from the memory card.
- 4. To disconnect the memory card cables (B), press down on the area where the cable is attached to the card and release the pressure plates (C); then lift the card out.
- 5. Disconnect the two cables (D) (E) from the system PCB (F).
- 6. Remove the RTC battery (G) by spreading the plastic latches (H).
- 7. Remove the speaker (I) by pushing the plastic latch (J) outward until the speaker can be pulled out.

FIGURE 4-9 Removing the Memory Card, RTC Battery, and Speaker

8. To install a new memory card, RTC battery, and speaker, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-8

4.6 REMOVING/REPLACING THE KEYBOARD BRIDGE AND INDICATOR PCB (PRINTED CIRCUIT BOARD)

- 1. Confirm that the POWER switch is off.
- 2. Remove and disconnect the top cover assembly and lift out the keyboard unit as directed in parts 4.2 and 4.3. It is not necessary to disconnect the keyboard cable.
- 3. Disconnect the two cables (A) and (B) from the system PCB (C).
- 4. Lift up the keyboard bridge (D) and disconnect the LED cable (E) from the system PCB.
- 5. To remove the indicator PCB (F) from the keyboard bridge, remove the single screw (G) and push the plastic latch (H) outward; pull the top edge (I) of the indicator PCB upward and outward.

FIGURE 4-10 Removing the Keyboard Bridge and Indicator PCB

6. To install a new keyboard bridge and indicator PCB, follow the above procedures in reverse.

NOTE: The LCD cable (E) and the two cables from the power supply PCB (A and B) MUST PASS THROUGH the keyboard bridge when connected.

MODEL:T1200H/HB

Page 4-9

- 4.7 REMOVING/REPLACING THE BUILT-IN MODEM
- 1. Confirm that the POWER switch is off.
- Remove and disconnect the top cover assembly and lift out the keyboard unit and keyboard bridge as directed in parts 4.2, 4.3, and 4.6. (It is not necessary to disconnect the keyboard cable and indicator cable.)
- 3. Remove the line jack (A) from its mounting on the back of the FDD base (B).
- 4. To remove the built-in modem (C) from the system PCB (D), remove the single screw (E). At this time, remove the metal FG (frame ground) from the base subassembly.

FIGURE 4-11 Removing the Built-In Modem

5. To install a new built-in modem (PCB FLOMD1), follow the above procedures in reverse.

MODEL: T1200H/HB

Page 4-10

- 4.8 REMOVING/REPLACING THE POWER SUPPLY PCB
- 1. Confirm that the POWER switch is off.
- 2. Remove the top cover assembly as directed in part 4.2.
- 3. Disconnect the two forward cables (A) from the system PCB. DO NOT disconnect them from the power supply PCB (B).
- 4. Disconnect the remaining three cables (C) from the power supply PCB.

FIGURE 4-12 Disconnecting the Power Supply PCB Cables

Page 4-11

5. Remove the three screws (D) and slide the power supply PCB forward to remove it.

FIGURE 4-13 Removing the Power Supply PCB

6. To install a new power supply PCB (FLOPS1), follow the above procedures in reverse.

NOTE: The two forward cables (A) MUST PASS THROUGH the keyboard bridge when connected.

MODEL:T1200H/HB

Page 4-12

- 4.9 REMOVING/REPLACING THE FDD (FLOPPY DISK DRIVE) BASE
- 1. Confirm that the POWER switch is off.
- 2. Remove the power supply PCB as directed in part 4.8. Also remove the power panel (A) with the two screws (B). Then, remove the keyboard unit and keyboard bridge as directed in parts 4.4 and 4.6. (It is not necessary to disconnect them.)
- 3. Disconnect the expansion bus connector (C) and remove the line jack (D) from its mounting on the back of the FDD base (E).
- 4. If replacing the FDD base, remove the sub battery (F) from the rear of the FDD base.
- 5. Demount the built-in modem (G) from connector PJ8 and lay it on the system PCB. (It is not necessary to disconnect it.)

FIGURE 4-14 Disconnecting the Line Jack and Removing the Sub Battery

Page 4-13

- 6. Remove the three screws (H) from the FDD base.
- 7. After disconnecting the FDD cable (I) from the system PCB, gently lift the FDD base up and toward the front of the unit.

  At this time, remove the HDD mask panel (J) from the FDD base.
- 8. To remove the expansion bus cable (K), remove the two screws (L) from the FDD base.

FIGURE 4-15 Removing the FDD Base

9. To install a new FDD base, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-14

- 4.10 REMOVING/REPLACING THE FDD
- 1. Confirm that the POWER switch is off.
- 2. Remove the FDD base as directed in part 4.9.
- 3. Remove the three flatheaded countersunk screws (A) and the FDD GND (B) from the FDD base.

FIGURE 4-16 Removing the FDD

4. To install a new FDD, follow the above procedures in reverse.

NOTE: Make sure to place the FDD cable in the location provided for it on the FDD base.

MODEL:T1200H/HB

Page 4-15

- 4.11 REMOVING/REPLACING THE HARD DISK CONTROL PCB
- 1. Confirm that the POWER switch is off.
- 2. Remove and disconnect the top cover assembly and lift out the keyboard unit and keyboard bridge as directed in parts 4.2, 4.3, and 4.6. (It is not necessary to disconnect them.)
- 3. Remove the single screw (A) and remove the hard disk control PCB (B) from the system PCB (C).

4. To remove the hard disk control PCB from the hard disk drive (D), disconnect the hard disk drive connector (E).

FIGURE 4-17 Removing the Hard Disk Control PCB

4. To install a new hard disk control PCB, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-16

### 4.12 REMOVING/REPLACING THE HARD DISK DRIVE

CAUTION: The hard disk contents will remain in the old hard disk.

If desired, transfer the contents of the old hard disk onto a floppy disk before replacing the hard disk. This can be done with the MS-DOS BACKUP command. (See the MS-DOS manual for details.)

- 1. Confirm that the POWER switch is off.
- 2. Turn the unit upside down and remove the seven screws (A) and three flatheaded countersunk screws (B) from the base subassembly.

FIGURE 4-18 Removing the Screws from the Base Subassembly Page 4-17

- 3. Remove the FDD base as directed in part 4.9.
- 4. Disconnect the cable (C) from the hard disk control PCB (D) and lift the HDD (E) out.

FIGURE 4-19 Removing the Hard Disk Drive

- 5. To install a new hard disk drive, follow the above procedures in reverse.
- 6. Format the new hard disk with MS-DOS (FORMAT C/S).

MODEL:T1200H/HB

Page 4-18

# 4.13 REMOVING/REPLACING THE SYSTEM PCB

1. Confirm that the POWER switch is off.

- 2. Remove the FDD base and hard disk control PCB as directed in parts 4.9 and 4.11.
- 3. To disconnect the I/O PCB (A) from the system PCB, remove the single screw (B). At this time, also remove the mask panel (C).
- 4. Disconnect the speaker cable (D) and RTC battery cable (E) from the system PCB.
- 5. To remove the system PCB and the memory card from the base subassembly, remove the four screws (F) and lift the system PCB out.
- 6. Remove the memory card from the system PCB as directed in part 4.5.

FIGURE 4-20 Removing the System PCB

7. To install a new system PCB (PCB SET), follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-19

- 4.14 REMOVING/REPLACING THE LCD MASK
- 1. Confirm that the POWER switch is off.
- 2. Open the LCD by sliding the two side latches (A) forward while pulling upward.

FIGURE 4-21 Opening the LCD

Page 4-20

- 3. Using tweezers or a fine-pointed instrument, peel off the TOSHIBA label (B) and keep it in a clean place.
- 4. Remove the single flatheaded countersunk screw (C) and take the LCD mask (D) off by pulling it slightly forward and upward.

FIGURE 4-22 Removing the LCD Mask

5. To install a new LCD mask, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-21

4.15 REMOVING/REPLACING THE LCD MODULE

- 1. Confirm that the POWER switch is off.
- 2. Remove the LCD mask from the LCD cover subassembly as directed in part 4.14.
- 3. Remove the four screws (A) on the LCD module (B).

FIGURE 4-23 Removing the LCD Screws

4. Disconnect the LCD cable (C) from the LCD module.

FIGURE 4-24 Removing and Disconnecting the LCD Module

5. To install a new LCD module, follow the above procedures in reverse.

MODEL:T1200H/HB

Page 4-22

- 4.16 REMOVING THE LCD COVER SUBASSEMBLY
- 1. Confirm that the POWER switch is off.
- 2. Remove the LCD mask and LCD cover subassembly as directed in parts 4.14 and 4.15.
- 3. Using tweezers or a fine-pointed instrument, peel off the hinge label (A) and remove the two screws (B) that it conceals. Keep the label in a clean place.

FIGURE 4-25 Removing the LCD Cover Subassembly Screws

Page 4-23

4. Move the LCD cover subassembly (C) forward again to free it from the unit's top cover (D).

FIGURE 4-26 Removing the LCD Cover Subassembly

5. Remove the hinge cover (E) and the torsion bar (F) from the top cover.

FIGURE 4-27 Removing the Hinge Cover and Torsion Bar

6. Replacement procedures are described in part 4.18.

MODEL:T1200H/HB

- 4.17 REPLACING THE LCD COVER SUBASSEMBLY
- 1. Confirm that the POWER switch is off.
- 2. Insert the torsion bar (A) into the hole (B) provided in the top cover. Make sure that the torsion bar is fully seated before proceeding; the hooked portion should be positioned vertically.

FIGURE 4-28 Inserting the Torsion Bar

3. Insert the short end of the hinge cover plastic cable shield (C) into the main unit; the torsion bar must be seated in the hinge cover between the cover and the shield. The hinge cover itself should be seated on the two pirot ends (D).

FIGURE 4-29 Seating the Hinge Cover

Page 4-25

- 4. Insert the long end of the hinge cover cable shield into the LCD cover (E).
- 5. Insert the short end of the LCD cover cable shield into the main unit. The cable should be sandwiched between the two shields (F).
- 6. While feeding the long end of the hinge cover cable shield into the LCD cover, seat the LCD cover subassembly under the two dowel ends (G).

FIGURE 4-30 Seating the LCD Cover

- 7. Rotate the LCD cover assembly to a vertical position while constantly maintaining pressure to prevent separation of the hinge cover and the LCD cover. Insert and tighten down the two LCD cover screws to complete the replacement procedure.
- 8. As directed in part 4.16, reassemble the LCD cover.

MODEL:T1200H/HB

Page 5-1

- 5.1 SYSTEM UNIT
- 5.1.1 Inside the system unit

(A) LCD

(H) 3.5-inch hard disk drive

(B) Top cover assembly

(I) Built-in modem

(C) Keyboard bridge

(J) Hard disk control PCB

(D) Keyboard unit

(K) System PCB

- (E) Power supply PCB (L) Memory card

- (F) Sub battery
- (M) RTC battery
- (G) 3.5-inch floppy disk drive (N) Speaker

  - (O) Base subassembly

FIGURE 5-1 Inside the System Unit

Page 5-2

- 5.1.2 Rear panel
- (A) RGB connector (9-pin D-shell)
- (B) COMP connector (2-pin)
- (C) Printer connector (25-pin D-shell)
- (D) Line jack (for built-in modem)
- (E) Battery pack
- (F) Battery lock
- (G) HDD switch
- (H) DC in jack (dc 12 V)
- (I) Power switch
- (J) Expansion slot
- (K) EXP. FDD connector (25-pin D-shell)
- (L) Key pad connector (2-pin)
- (M) COMMS connector (9-pin D-shell)

Figure 5-2 Rear Panel

Page 5-3

- 5.1.3 Left side the system unit
- (A) Reset switch
- (B) A-B-DIS switch
- (C) LCD contrast knob

FIGURE 5-3 Left Side the System Unit

MODEL:T1200H/HB

Page 5-4

### 5.2 SYSTEM PCB

# 5.2.1 System PCB connectors

## FIGURE 5-4 System PCB Connectors

Page 5-5

- (A) PJ 1 Keyboard connector
- (B) PJ 2 System memory connector
- (C) PJ 3 System memory connector
- (D) PJ 4 HDC connector
- (E) PJ 5 RTC battery connector
- (F) PJ 6 Speaker connector
- (G) PJ 7 LED connector
- (H) PJ 8 Modem connector
- (I) PJ 9 Power supply (HDC) connector
- (J) PJ 10 Expansion bus connector
- (K) PJ 11 LCD connector
- (L) PJ 12 Power supply (5V) connector
- (M) PJ 13 FDD (A) connector
- (N) PJ 14 FDD (B) connector
- (O) PJ 15 I/O connector
- (P) PJ 16 Power supply (signal) connector
- (Q) PJ 17 Jumper strap (HDC)
- (R) PJ 18 Jumper strap
- (S) PJ 19 Jumper strap
- (T) PJ 20 Jumper strap ( Co-processor)
- (U) PJ 21 Jumper strap (Font)

Page 5-6

# 5.2.2 System PCB ICs

FIGURE 5-5 System PCB ICs

Page 5-7

- (A) CPU: Central processor (80C86A-2)
- (B) NDP socket
- (C) BIOS ROM
- (D) Gate Array (Display controller)
- (E) Gate Array (PRT/FDC)
- (F) Gate Array (Bus driver)
- (G) Gate Array (Bus controller)
- (H) Gate Array (EXP-MEM controller)
- (I) FDC: Floppy disk controller (TC8565)
- (J) ACE: Asynchronous communication element (TC8570)
- (K) PIC: Programmable interrupt controller (82C59A)
- (L) TIMER (82C54A)
- (M) DMA: Direct memory access (82C37A)
- (N) KBC: Keyboard controller (80C49A)

MODEL: T1200H/HB

Page 5-8

### 5.3 CONNECTORS

## 5.3.1 Printer connector

FIGURE 5-6 Printer Connector

TABLE 5-1 Printer Connector Signal Names

8 <sup>3</sup> PD61 <sup>3</sup> O <sup>3</sup> +DATA BIT 6 9 <sup>3</sup> PD71 <sup>3</sup> O <sup>3</sup> +DATA BIT 7 10 <sup>3</sup> ACKO <sup>3</sup> I <sup>3</sup> -ACKNOWLEDGE 11 <sup>3</sup> BUSY1 <sup>3</sup> I <sup>3</sup> +BUSY 12 <sup>3</sup> PE1 <sup>3</sup> I <sup>3</sup> +PAPER END 13 3 SELECT 3 T 3 +SELECT 3 14 3 AUTFDO 3 O 3 -AUTO FEED 15 <sup>3</sup> ERRORO <sup>3</sup> I <sup>3</sup> -ERROR (FAULT) <sup>3</sup> 3 16 3 PINTO 3 O 3 -PRINTER INITIALIZE 3 17 <sup>3</sup> SLINO <sup>3</sup> O <sup>3</sup> -SELECT INPUT <sup>3</sup> 18-25 <sup>3</sup> GND <sup>3</sup> GROUND (0 V) 

Page 5-9

#### 5.3.2 EXT FDD connector

# FIGURE 5-7 EXT FDD Connector

# TABLE 5-2 EXT FDD Connector Signal Names

<sup>3</sup> PIN <sup>3</sup> SIGNAL <sup>3</sup> I/O <sup>3</sup> DESCRIPTION 3 1 3 EXRDYO 3 I 3 -EXTERNAL DRIVE READY 3 2 3 INDO 3 I 3 -INDEX 3 3 TROO 3 I 3 -TRACK ZERO 3 4 3 WPRO 3 I 3 -WRITE PROTECTED 3 5 3 RDAO 3 I 3 -READ DATA 3 6 3 DSKCO 3 I 3 -DISK CHANGE 3 7-9 3 (NOT USED) 3 10 3 DSELBO 3 O 3 -DRIVE SELECT <sup>3</sup> 11 <sup>3</sup> MONBO <sup>3</sup> O <sup>3</sup> -MOTOR ON 3 12 3 FDCWD0 3 O 3 -WRITE DATA 3 13 3 FDWEO 3 O 3 -WRITE ENABLE 3 14 3 LOWDNSO 3 O 3 -LOW DENSITY

Note

Pin Number 14 is not supported at present, but it will be supported in the near future.

Page 5-10

#### 5.3.3 RGB connector

FIGURE 5-8 RGB Connector

### TABLE 5-3 RGB Connector Signal Names

<sup>3</sup> PIN <sup>3</sup> SIGNAL <sup>3</sup> I/O <sup>3</sup> DESCRIPTION <sup>3</sup> 1, 2 <sup>3</sup> GND <sup>3</sup> GROUND (0 V) 3 3 3 CRV1 3 O 3 +R (RED) VIDEO 3 4 3 CGV1 3 O 3 +G (GREEN) VIDEO 3 5 3 CBV1 3 O 3 +B (BLUE) VIDEO <sup>3</sup> 6 <sup>3</sup> CIV1 <sup>3</sup> O <sup>3</sup> +I (INTENSITY) VIDEO <sup>3</sup> 7 <sup>3</sup> - <sup>3</sup> (NOT USED) 3 8 3 CHSY1 3 O 3 +HORIZONTAL SYNC 3 9 3 CVSY1 3 O 3 +VERTICAL SYNC 

### 5.3.4 COMMS connector

#### FIGURE 5-9 COMMS Connector

# TABLE 5-4 COMMS Connector Signal Names

Page 5-11

#### 5.3.5 COMP connector

FIGURE 5-10 COMP Connector

TABLE 5-5 COMP Connector Signal Names

## 5.3.6 Key pad connector

FIGURE 5-11 Key Pad Connector

TABLE 5-6 Key Pad Connector Signal Names

Page 5-12

## 5.3.7 Expansion bus connector (in the system unit)

TABLE 5-7 Expansion Bus Connector (A side/B side) Signal Names

<sup>3</sup> PIN <sup>3</sup> SIGNAL <sup>3</sup> I/O <sup>3</sup> DESCRIPTION <sup>3</sup> PIN <sup>3</sup> SIGNAL <sup>3</sup> I/O <sup>3</sup> DESCRIPTION <sup>3</sup> 1 <sup>3</sup> GND <sup>3</sup> 3 GROUND (OV) <sup>3</sup> 31 <sup>3</sup> A191 <sup>3</sup> O <sup>3</sup> UPPER 4-BIT ADDRESS <sup>3</sup> 3 2 3 VCC 3 3 32 3 SYD01 3 I/O 3 3 +5VDC BIDIRECTIONAL 8-BIT <sup>3</sup>

3	3	3		3			3	3	3	3
DATA BUS ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
-	3 MVEE	3		3 -9VD0	2		³ 33	3 SYD11	3 I/O	3
BIDIRI 3	ECTIONAL 3	8-BIT	3	3			3	3	3	3
DATA BUS ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
	ÄÄÄÄÄÄÄÄÄÄ			2 40			2 04	2 01	2 - /-	•
_	3 PVDD ECTIONAL	3 8-BIT	- 3 -	<sup>3</sup> +12VI	DC		3 34	³ SYD21	3 I/O	3
3	3	3	_	3			3	3	3	3
DATABUS ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
	AAAAAAAAA ) MDSL			יד. דוודו די	IN MODEM	SELECT	<sup>3</sup> 35	³ SYD31	3 I/O	3
_	ECTIONAL	8-BIT			111 1100011				_, _	
ו עידיערו 3	3 DTTC	3	3	3			3	3	3	3
DATA BUS ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
	ÄÄÄÄÄÄÄÄÄ						2 2 5	2	2	
<sup>3</sup> 6 GROUNI	3 CMCK1	_ 3	0	3 COMMUI	NICATION		<sup>3</sup> 36	<sup>3</sup> GND	3	3
3	3	3		3 CLOCE	K/REFRESH	I	3	3	3	3
³ ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
3 7		) <sup>3</sup>		MODEM	INTERRUP	Т	з 37	3 SYD41	3 I/O	3
BIDIRI 3	ECTIONAL 3	8-BIT	3	³ REQUI	r C TT		3	3	3	3
DATA 1		J	3	, KEOOI	721		3	J	J	3
ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
з 8	22 2 2 2			SPEAKI	ER DRIVE	SIGNAL	з 38	3 SYD51	3 I/O	3
BIDIRI	ECTIONAL 3	8-BIT	3	3			3	3	3	3
DATA I			3							
ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
3 9	3 GND	3		<sup>3</sup> GROUI	1D(0V)		³ 39	3 SYD61	3 I/O	3
BIDIRI 3	ECTIONAL 3	8-BIT	. 3	3			3	3	3	3
DATA BUS ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
	ÄÄÄÄÄÄÄÄÄÄÄÄÄÄ 3 AOBB1			מסטטע צ	ed U EOD	BYTE BUS	3 /10	<sup>3</sup> SYD71	3 T/O	3
	ECTIONAL	-	-	ADDRES	NOT U G	DIIE DUD	- 40	5 510/1	- 1/0	
3	3	3		3			3	3	3	3
DATA BUS ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
	AAAAAAAAAA 3 A011			3 LOWER	16-BIT A	DDRESS	3 41	3 MEWRO	3 ()	3
	Y WRITE		3		IO DII A	DDRESS			Ü	
3	3	3	3	3			3	3	3	3
COMMAND  ÃÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ										
<sup>3</sup> 12	³ A021 Y READ			3 LOWER	16-BIT A	DDRESS	³ 42	3 XMERD0	3 O	3
	-									

```
3 3 3
                                   3 3 3
COMMAND
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{3} 13 ^{3} A031 ^{3} O ^{3} LOWER 16-BIT ADDRESS ^{3} 43 ^{3} GND
GROUND (0V)
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{\rm 3} 14 ^{\rm 3} A041 ^{\rm 3} O ^{\rm 3} LOWER 16-BIT ADDRESS ^{\rm 3} 44 ^{\rm 3} XIOWRO ^{\rm 3} O ^{\rm 3}
I/O WRITE COMMAND
             3
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{3} \, 15 ^{3} \, A051 \,^{3} \, O \,^{3} LOWER 16-BIT ADDRESS \,^{3} 45 \,^{3} XIORDO ^{3} \, O \,^{3}
I/O READ COMMAND
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{3} 16 ^{3} A061 ^{3} O ^{3} LOWER 16-BIT ADDRESS ^{3} 46 ^{3} TC1 ^{3} O ^{3} TERMINAL COUNT ^{3}
3 17 3 A071 3 O 3 LOWER 16-BIT ADDRESS 3 47 3 CALE1 3 O 3
CPU ADDRESS LATCH 3
                                    3 3 3 3
             3
ENABLE
<sup>3</sup> 18 <sup>3</sup> GND <sup>3</sup>
                                   <sup>3</sup> 48 <sup>3</sup> RESET1 <sup>3</sup> O <sup>3</sup>
               3 GROUND(OV)
RESET HIGH-ACTIVE
OUTPUT
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{3} 19 ^{3} A081 ^{3} O ^{3} LOWER 16-BIT ADDRESS ^{3} 49 ^{3} DACK10 ^{3} O ^{3}
DMA ACKNOWLEDGE
             3
STONAT.
^{3} 20 ^{3} A091 ^{3} O ^{3} LOWER 16-BIT ADDRESS ^{3} 50 ^{3} IRQ21 ^{3} I ^{3}
INTERRUPT REQUEST 3
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{3} 21 ^{3} A101 ^{3} O ^{3} LOWER 16-BIT ADDRESS ^{3} 51 ^{3} GND ^{3}
GROUND (0V)
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
<sup>3</sup> 22 <sup>3</sup> All1 <sup>3</sup> O <sup>3</sup> LOWER 16-BIT ADDRESS <sup>3</sup> 52 <sup>3</sup> VCC <sup>3</sup>
^{\rm 3} 23 ^{\rm 3} Al21 ^{\rm 3} O ^{\rm 3} LOWER 16-BIT ADDRESS ^{\rm 3} 53 ^{\rm 3} CPCKB1 ^{\rm 3} O ^{\rm 3}
CPU CLOCK
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{\rm 3} 24 ^{\rm 3} Al31 ^{\rm 3} O ^{\rm 3} LOWER 16-BIT ADDRESS ^{\rm 3} 54 ^{\rm 3} IRQ51 ^{\rm 3} I ^{\rm 3}
INTERRUPT REQUEST 3
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
^{3} 25 ^{3} A141 ^{3} O ^{3} LOWER 16-BIT ADDRESS ^{3} 55 ^{3} DRQ31 ^{3} I ^{3}
DMA REQUEST
```

```
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
                       3 27 3 -
3 7 3 _
            3 NOT USED
                                    3 NOT
USED
ÄÄÄÄÄÄÄÄÄÄÄÄ
            3 NOT USED
3 8 3 _ 3
                       3 28 3 IOERRO 3 I 3 I/O
ERROR
ÄÄÄÄÄÄÄÄÄÄÄÄÄ
3 9 3 _
          3 NOT USED
                       3 29 3 -
USED
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
3 10 3 GND 3
            3 GROUND (OV)
                       3 30 3 GND
GROUND (0V)
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
                       3 31 3 -
                               3
            3 NOT USED
                                    3 NOT
USED
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
3 12 3 -
            <sup>3</sup> NOT USED
                       <sup>3</sup> 32 <sup>3</sup> DACK20 <sup>3</sup>
ACKNOWLEDGE
                        3 3
                                    3 SIGNAL
ÄÄÄÄÄÄÄÄÄÄÄÄÄ
<sup>3</sup> 13 <sup>3</sup> IRQ61 <sup>3</sup>
         I <sup>3</sup> INTERRUPT REQUEST <sup>3</sup> 33 <sup>3</sup> -
                                    3 NOT
USED
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
3 14 3 -
            <sup>3</sup> NOT USED
                       3 34 3 -
USED
ÄÄÄÄÄÄÄÄÄÄÄÄÄ
<sup>3</sup> 15 <sup>3</sup> -
            <sup>3</sup> NOT USED
                       3 35 3 -
                                    3 NOT
USED
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
<sup>3</sup> 16 <sup>3</sup> -
            3 NOT USED
                       <sup>3</sup> 36 <sup>3</sup> –
                                    3 NOT
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
3 17 3 DRO21 3 O 3 DMA REQUEST
                       3 37 3 MDSLO 3 O 3 BUILT
IN MODEM 3
         3
SELRCT
ÄÄÄÄÄÄÄÄÄÄÄÄÄ
<sup>3</sup> 18 <sup>3</sup> -
            3 NOT USED
                    ³ 38 ³ –
                                    3 NOT
<sup>3</sup> 19 <sup>3</sup> –
            <sup>3</sup> NOT USED
                       3 39 3 IRO71 3 I 3
          3
INTERRUPT REOUEST
ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ
3 20 3 - 3
            3 NOT USED
                       3 40 3 GND
                               3 GROUND
(VO)
```

MODEL:T1200H/HB

Page 5-14

5.4 KEYBOARD LAYOUT

5.4.1 USA version

FIGURE 5-12 USA Version

Page 5-15

5.4.2 England version

FIGURE 5-13 England Version

Page 5-16

5.4.3 German version

FIGURE 5-14 German Version

Page 5-17

5.4.4 France version

FIGURE 5-15 France Version

Page 5-18

5.4.5 Spain version

FIGURE 5-16 Spain Version

Page 5-19

5.4.6 Italy version

FIGURE 5-17 Italy Version

Page 5-20

5.4.7 Scandinavia version

FIGURE 5-18 Scandinavia Version

Page 5-21

5.4.8 Switzerland version

FIGURE 5-19 Switzerland Version

Page 5-22

5.4.9 Keycap number

FIGURE 5-20 Keycap Number

MODEL:T1200H/HB

Page 5-23

5.5 DISPLAY CODE

TABLE 5-9 Display Code

MODEL:T1200H/HB

Page A-1

## A.1 GENERAL

The Bus Controller Gate Array is a 2,000 gate flat package type chip with 100 lead pins. It contains the following functions. Signal name and meaning of each pin used in this chip are explained in this section together with its detailed definitions.

- 1) Clock generator
- 2) Command decoder
- 3) Bus controller
- 4) 8-16 bit controller
- 5) Wait controller
- 6) DMA bus controller
- 7) DMA page register
- 8) RAM/ROM select controller
- 9) NMI controller
- 10) Keyboard controller
- 11) Circuitry compatible with the 8255

FIGURE A-1 Bus Controller G.A.

MODEL:T1200H/HB

Page A-2

A.2 BLOCK DIAGRAM

MODEL:T1200H/HB

#### Page A-3

#### A.3 PIN DESCRIPTION

## TABLE A-1 Pin Description

```
<sup>3</sup> Pin <sup>3</sup> I/O <sup>3</sup> SYMBOL <sup>3</sup>
                      Signal name and Description
1 \, ^{3} \, I/O \, ^{3} \, D7
                  <sup>3</sup> IOD71
        3
                  <sup>3</sup> Bidirectional data bus bit 7
2 <sup>3</sup> I/O <sup>3</sup> D6
                  3 IOD61
        3
                   <sup>3</sup> Bidirectional data bus bit 6
3 3 3 VCC
                   ^3 + 5V
4 <sup>3</sup> I <sup>3</sup> A01
                  <sup>3</sup> A011
                   <sup>3</sup> Address bit line 0
5 <sup>3</sup> I <sup>3</sup> A0B
                  <sup>3</sup> A0B1
         3
                   <sup>3</sup> Address bit 0 for byte bus
6 \, ^{3} \, \text{I} \, ^{3} \, \text{A13}
                  <sup>3</sup> A131
         3
                   <sup>3</sup> Address bit 13
7 <sup>3</sup> I <sup>3</sup> A14
                  <sup>3</sup> A141
         3
                   <sup>3</sup> Address bit 14
8 <sup>3</sup> I <sup>3</sup> A15
                  <sup>3</sup> A151
         3
    3
                   <sup>3</sup> Address line bit 15
9 <sup>3</sup> I/O <sup>3</sup> A16
         3
   3
                   <sup>3</sup> Address line bit 16
10 <sup>3</sup> I/O <sup>3</sup> A17
                  <sup>3</sup> A171
        3
                   <sup>3</sup> Address line bit 17
11 <sup>3</sup> I/O <sup>3</sup> A18
                  <sup>3</sup> A181
                  <sup>3</sup> Address line bit 18
12 <sup>3</sup> I/O <sup>3</sup> A19
                  <sup>3</sup> A191
                   <sup>3</sup> CPU/DMA address lines. CPU address
                   <sup>3</sup> is input when input mode. DMA page
                   <sup>3</sup> register content is output
                   3 when output mode (DMA cycle).
                   <sup>3</sup> Address line bit 19
3 13 3 O 3 BDLEN
                  3 BDLEN0
                   <sup>3</sup> Byte bus low enable (enable signal
                   <sup>3</sup> for byte read/write operation.
```

Page A-4

```
<sup>3</sup> Pin <sup>3</sup> I/O <sup>3</sup> SYMBOL <sup>3</sup> Signal name and Description
14 <sup>3</sup> I
        3 DACKO
                3 DACK00
         3
                 <sup>3</sup> DMA acknowledge signal for channel 0
<sup>3</sup> GND
                 <sup>3</sup> Ground
  15 3
16 <sup>3</sup> I/O <sup>3</sup> IOR
                3 IORDO
                 <sup>3</sup> I/O bus data read command
17 <sup>3</sup> I/O <sup>3</sup> IOW
                3 IOWRO
                 <sup>3</sup> I/O bus data write command
18 <sup>3</sup> O <sup>3</sup> RESET
                3 RESETO
    3
         3
                 <sup>3</sup> Reset active low output
19 <sup>3</sup> I <sup>3</sup> BHE
                3 BHEO
        3
                 <sup>3</sup> Bus high enable
<sup>3</sup> S20
  20 <sup>3</sup> I <sup>3</sup>
         3
                 <sup>3</sup> CPU status signal bit 2
21 <sup>3</sup> I <sup>3</sup>
                 <sup>3</sup> S10
                 <sup>3</sup> CPU status signal bit 1
22 ³ I
       3
                 <sup>3</sup> S00
    3
         3
                 <sup>3</sup> CPU status signal bit 0
23 <sup>3</sup> I/O <sup>3</sup> CRG0
                3 CRG00
         3
                 <sup>3</sup> This gate sends a low pulse to RQ/GT
    3
         3
                 <sup>3</sup> pin of the CPU when the GA receives a
                 <sup>3</sup> HRQDM1 signal from the 82C37. Then it
                 <sup>3</sup> sends a HOLDA1 signal to the 82C37
                 <sup>3</sup> when it receives a low pulse to the CPU
                 <sup>3</sup> from this gate when the DMA cycle is
         3
                 <sup>3</sup> completed.
24 <sup>3</sup> O
         3 ROMCS
   3
         3
                 3 ROM select signal (ROM = F0000 - FFFFF)
25 <sup>3</sup> I/O <sup>3</sup> BAMCS
                3 BAMCSO
   3
         3
                 <sup>3</sup> Back up memory chip select
26 <sup>3</sup> I/O <sup>3</sup> A0BB
                <sup>3</sup> A0BB1
                 <sup>3</sup> Address 0 for byte bus (Buffer)

  27 <sup>3</sup> I/O <sup>3</sup> XIOR
                 3 XIORDO
  3
         3
                 <sup>3</sup> I/O read command (Buffer)
```

Page A-5

```
<sup>3</sup>Pin <sup>3</sup> I/O <sup>3</sup> SYMBOL <sup>3</sup> Signal name and Description
^{3} 28 ^{3} Vcc ^{3} + 5V
3 29 3 I 3 XIOW 3 XWOIRO
  3 3 3
             <sup>3</sup> I/O write command (Buffer)
3 30 3 0 3 XMEMW 3 XMEWRO
 3 3 3
             <sup>3</sup> Memory write command
<sup>3</sup> 31 <sup>3</sup> O <sup>3</sup> CPADE
                3 CPADE0
 3 3 3
                 <sup>3</sup> CPU address enable
3 32 3 0 3 PRDY 3 PRDY1
                 <sup>3</sup> CPU ready signal
<sup>3</sup> 33 <sup>3</sup> I <sup>3</sup> RESET <sup>3</sup> RESET1
                 <sup>3</sup> Reset pulse. This signal is active high.
<sup>3</sup> 34 <sup>3</sup> I <sup>3</sup> KBCL <sup>3</sup> KBCL1
    3
                  <sup>3</sup> Clock signal from the key board controller.
3
                 <sup>3</sup> This is used to transfer data from the
3
         3
              ³ keyboard controller.
\lambda
 <sup>3</sup> 35 <sup>3</sup> I <sup>3</sup> KBDT <sup>3</sup> KBDT1
    3 3
             <sup>3</sup> Data from the keyboard controller.
<sup>3</sup> 36 <sup>3</sup> I <sup>3</sup> 870N <sup>3</sup> 870N1
   3 3 8087 installed
```

```
<sup>3</sup> 37 <sup>3</sup> I <sup>3</sup> INT87 <sup>3</sup> INT871
   3 3 8087 interactive
3 38 3 I 3 KSCLK 3 KSCLK1
 3 3 3
           <sup>3</sup> Keyboard status clock
\lambda
 <sup>3</sup> 39 <sup>3</sup> I <sup>3</sup> KSDAT <sup>3</sup> KSDAT1
 3 3 3
           <sup>3</sup> Keyboard status data
3 40 3 GND 3 Ground
3 41 3 O 3 KBCLK 3 KBCLK1
              <sup>3</sup> Data transfer clock to the keyboard
              <sup>3</sup> controller.
              3 Low level at Port-B bit6 = "0"
Page A-6
<sup>3</sup> Pin <sup>3</sup> I/O <sup>3</sup> SYMBOL <sup>3</sup> Signal name and Description
<sup>3</sup> 42 <sup>3</sup> O <sup>3</sup> KBDTA <sup>3</sup> KBDTA1
   3 3
          <sup>3</sup> Data to the keyboard controller
3
3 43 3 O 3 NMI 3 NMI1
   <sup>3</sup> Non maskable iterrupt
44 <sup>3</sup> O <sup>3</sup> NUML <sup>3</sup> NUML1
   3 3 NUM lock status
```

```
<sup>3</sup> 45 <sup>3</sup> O <sup>3</sup> FAST <sup>3</sup> FAST1
    3
             <sup>3</sup> CPU clock mode ("High" 9.54 MHz,
    ^{3} ^{3} "low" = 4.77 MHz)
<sup>3</sup> 46 <sup>3</sup> I <sup>3</sup> TEST 1 <sup>3</sup> PO3A0
  3 3 Output command inhibit signal
3
<sup>3</sup> 47 <sup>3</sup> I <sup>3</sup> TEST 2 <sup>3</sup> PO3B0
  3 3 Test mode selection 2
48 <sup>3</sup> I <sup>3</sup> TEST 3 <sup>3</sup> PO3C0
   3 3
3
                 <sup>3</sup> Test mode selection 3
<sup>3</sup> 50 <sup>3</sup> O <sup>3</sup> DRQ0 <sup>3</sup> DRQ01
                  <sup>3</sup> DMA request for CHO
<sup>3</sup> 51 <sup>3</sup> O <sup>3</sup> IRQ1 <sup>3</sup> IRQ11
                  <sup>3</sup> Interrupt Request level 1 signal.
            <sup>3</sup> (for the keyboard interrupt)
<sup>3</sup> 52 <sup>3</sup> O <sup>3</sup> TMGAT <sup>3</sup> TMGAT1
  <sup>3</sup> Control signal to the gate 2 of the 82C53.
<sup>3</sup> 53 <sup>3</sup> Vcc <sup>3</sup> + 5V
3 54 3 O 3 TMCLK 3 TMCLK1
    3 3 Clock signal for the 82C53
<sup>3</sup> 55 <sup>3</sup> O <sup>3</sup> CPCKB <sup>3</sup> CPCKB1
   3 3 CPU clock buffer
```

Page A-7

```
<sup>3</sup> Pin <sup>3</sup> I/O <sup>3</sup> SYMBOL <sup>3</sup>
                    Signal name and Description
56 <sup>3</sup> I <sup>3</sup> IOER
               3 IOERRO
               <sup>3</sup> I/O error. It is low active.
       3
57 3
       3 TC2
               3 TC2OUT1
               <sup>3</sup> Output signal from the channel 2 of
               <sup>3</sup> the 82C53.
58 <sup>3</sup> O <sup>3</sup> DRDY
               3 DRDY1
               <sup>3</sup> Bus ready signal during the DMA cycle.
59 <sup>3</sup> I/O <sup>3</sup> INTA
               3 INTA0
       3
   3
               3 Interrupt acknowledge signal
60 <sup>3</sup> I <sup>3</sup> RERQ
               3 RERO1
               <sup>3</sup> Refresh request
61 <sup>3</sup> I/O <sup>3</sup> DMER
               3 MERDO
               <sup>3</sup> Memory data read command
62 <sup>3</sup> I <sup>3</sup> DHRQ
               3 DHRO1
               ^{3} DMA hold request signal from the 82C37
63 ³ I
      3 DACK3
               3 DACK30
       3
               <sup>3</sup> DMA acknowledge signal for channel 3
64 <sup>3</sup> O <sup>3</sup> SPKDR
               3 SPKDR0
       3
               <sup>3</sup> Speaker Drive signal
65 <sup>3</sup>
       3 GND
               3 Ground
66 <sup>3</sup> O <sup>3</sup> RASTL
               3 RASTLO
       3
   3
               <sup>3</sup> RAS Strobe Timing Low signal
67 <sup>3</sup> O <sup>3</sup> RASTH
               3 RASTHO
       3
   3
               <sup>3</sup> RAS Strobe Timing High signal
3 DACK2
 68 <sup>3</sup> I
               3 DACK20
   3
       3
               <sup>3</sup> DMA acknowledde signal for channel 2
69 <sup>3</sup> I <sup>3</sup> PSNMI
               3 PSNMI1
               <sup>3</sup> Power supply NMI
70 <sup>3</sup> I <sup>3</sup> EXMSL
               3 EXMSL0
       3
               <sup>3</sup> Expanded Memory Select signal
71 <sup>3</sup> O
      3 DMCLK
               3 DMCLK1
       3
               3 DMA clock
```

Page A-8

```
<sup>3</sup> Pin<sup>3</sup> I/O <sup>3</sup> SYMBOL
                     Signal name and Description
72^{3}
      I <sup>3</sup> AEN
                3 DMAEN
                 <sup>3</sup> DMA address enable signal. This
                 <sup>3</sup> signal is generated
                 <sup>3</sup> from the AEN signal of the 82C37
73<sup>3</sup> O <sup>3</sup> CPCLK
                <sup>3</sup> CPCLK1
        3
                 <sup>3</sup> CPU Clock: 4.77 MHz (Slow)
                          9.54 MHz (Fast)
74<sup>3</sup> O <sup>3</sup> XMEMR
                3 XMERDO
        3
                 <sup>3</sup> Memory read command
75^3 I/O ^3 MEMW
                3 MEWRO
                <sup>3</sup> Memory write command
76<sup>3</sup> I <sup>3</sup> RDY
                3 IORDY1
        3
                 <sup>3</sup> I/O ready signal
77^3 O ^3 DMSL
                3 DMSELO
   3
        3
                 <sup>3</sup> V-RAM select signal
3 Vcc
                 ^{3} + 5V
79<sup>3</sup> O <sup>3</sup> ECRT
                <sup>3</sup> FLTDSL1
                 <sup>3</sup> Flat display select signal
80^3 O ^3 DFNT
                <sup>3</sup> CHFONTO
  3
        3
                 3 Double font select signal
3
          IODMS
                3 IODMS0
        3
                 <sup>3</sup> IOD Bus memory select signal
82<sup>3</sup> I
         MCRCS
                3 MCRCSO
        3
                 <sup>3</sup> Machine control register chip select
84<sup>3</sup> O <sup>3</sup> BWDIR
                3 BWDIR1
   3
        3
                 <sup>3</sup> Specifies data direction. Held to
        3
   3
                 3 be low except IOWR and MEMW to
        3
                 ^{3} the I/O bus.
85³ 1
        3 A00
                <sup>3</sup> A001
   3
        3
                 <sup>3</sup> Address line bit 0
Page A-9
      <sup>3</sup> Pin<sup>3</sup>I/O <sup>3</sup>SYMBOL<sup>3</sup> Signal name and Description
      <sup>3</sup>NMIRG <sup>3</sup> NMICS0
              3
                   3 NMI mask register chip select
      <sup>3</sup> 87 <sup>3</sup> I
             <sup>3</sup> PAGWR <sup>3</sup> PAGWR0
              3
                   <sup>3</sup> DMA page register write signal
      3 88 3O
             <sup>3</sup>WDLAT <sup>3</sup> WDLAT1
          3
                   <sup>3</sup> Low data (even) latch signal for word
```

<sup>3</sup> read operation to 8-bit bus.

```
3 89 30
      <sup>3</sup>WDLEN <sup>3</sup> WDLEN0
       3
            <sup>3</sup> Low data (even) enable signal for word
            <sup>3</sup> read operation to 8-bit bus.
<sup>3</sup> 90 <sup>3</sup> <sup>3</sup> GND <sup>3</sup> Ground
<sup>3</sup> 91 <sup>3</sup>I
       <sup>3</sup>OSC <sup>3</sup> SC141
           <sup>3</sup> Output from the OSC. 14.31818MHz.
   3
       3
<sup>3</sup> 92 <sup>3</sup> I
      3PPICS 3 PPICSO
       3
   3
            3 PPI select signal. This signal is
                                       active<sup>3</sup>
   3
       3
            3 low.
<sup>3</sup> 93 <sup>3</sup>O <sup>3</sup>CALE <sup>3</sup> CALE1
      3
 3
           <sup>3</sup> CPU address latch enable signal
<sup>3</sup> HLDA <sup>3</sup> HLDA1
      3
           <sup>3</sup> Hold acknowledge
3 95 3I/O 3D0 3 IOD01
 3 3
           <sup>3</sup> Bidirectional data bus bit 0
<sup>3</sup> 96 <sup>3</sup>I/O <sup>3</sup>D1 <sup>3</sup> IOD11
   3
      3
            <sup>3</sup> Bidirectional data bus bit 1
3 97 3I/O 3D2 3 IOD21
           <sup>3</sup> Bidirectional data bus bit 2
3 98 3I/O 3D3
          3 IOD31
   3
       3
            <sup>3</sup> Bidirectional data bus bit 3
3 99 3I/O 3D4
          3 IOD41
   3
       3
            <sup>3</sup> Bidirectional data bus bit 4
3 1003I/O 3D5
          3 IOD51
            <sup>3</sup> Bidirectional data bus bit 5
      3
```

MODEL:T1200H/HB

Page A-10

## A.4 DESCRIPTIONS OF EACH FUNCTION

Following are the summarized description about each functional block in this gate array.

## A.4.1 Clock generator

The clock generator receives 14.31818 MHZ clock, then generates the CPU clock, DMA clock and Timer clock.

CPU clock : 4.77MHz/9.54MHz\*
DMA clock : 4.77MHz (Duty 50%)

Timer clock: 1.18MHz (Duty 50%)

\* CPU clock rate is changed by selecting one of the two modes (Fast/Low).

### A.4.2 Command decoder

Commands to the  ${\ \ }$  I/O controller or memory are generated by decoding the CPU status.

#### TABLE A-2 Command Decoder

Command S2 <sup>3</sup> S1 <sup>3</sup> S0 3 0 3 0 3 INTA0 0 3 0 3 1 3 IORD0 0 3 1 3 0 3 IOWR0 0 3 1 3 1 3 (None) 1 <sup>3</sup> 0 <sup>3</sup> 0 MERD0 1 3 0 3 1 MERD0 1 3 1 3 0 3 MEWR0 1 3 1 3 1 3 (None) 

## A.4.3 Bus controller

The bus controller controls the data bus by decoding commands mentioned above.

Page A-11

#### A.4.4 8-16 bit conversion controller

8 bit-16 bit conversion is performed by this circuitry when an 8-bit bus is accessed. The bus wait timing is controlled by this circuitry.

## A.4.5 Wait controller

The wait controller decodes the CPU wait cycle according to each command described on the previous page by the Bus Ready signal.

## A.4.6 DMA bus controller

The DMA bus controller issues the DMA request signal and controls the bus. It issues a bus disconnection request signal (RQ/GT) to the CPU as a response to the DMAS request from the DMAC.

It issues HOLDA1 signal to the DMAC when the bus is disconnected, then the DMA cycle starts. After the DMA cycle is completed, it

changes the bus connection to the CPU by sending a signal to the RQ/GT gate of the CPU.

## A.4.7 DMA Page register

This register is to save the upper 4 bits of the address lines (A19-A16) during the DMA cycle.

This is composed of 3 sets of 4-bit registers and they are assigned to the following I/O addresses.

#### TABLE A-3 DMA Page Register

```
3 I/O Address 3 Command 3
           Description
3 IOWR 3 DMA channel 2 page register
  081
     3
         <sup>3</sup> 7 ÄÄ ÄÄ ÄÄ ÄÄ 4 3
                  2
         3
         3 3
                3A19 3A18 3A17 3A16 3
         <sup>3</sup> IOWR <sup>3</sup> DMA channel 3 page register
3 IOWR 3 DMA channel 1 page register
```

Page A-12

### A.4.8 RAM/ROM select controller

This circuitry is for RAM/ROM select control on the system board and issues RAS/CAS signals to the RAM and ROM for the control.

 ${\tt RAM}$  and  ${\tt ROM}$  selection is performed by decoding the address line data.

### A.4.9 Keyboard data controller

This circuitry is to receive bit-serial data from the keyboard controller (80C49), then the data is converted to parallel data. If the PB7 is "0", the converted parallel data is output to the PA, but if the PB7 is "1", the output is disabled and the keyboard data is cleared. When the PB6 is "0", the keyboard data is inhibited but if it is "1", it gets enabled. The keyboard data is composed of 8 bit-data with a leading start bit total of 9 bits. When the circuitry receives one-byte data from keyboard controller, it inhibits from receiving more data and issues interrupt signal (IRQI).

# A.4.10 Circuitry compatible with 8255

This circuitry is compatible with the intel 8255 (PPI) chip. It contains Port-A, B, A and some control registers.

a) Port A (I/O address = 060H)
 Data setting to the register is performed by writing to the I/O address 060H.
 Getting the data from the register is performed by reading the same address after setting 0 to bit 4 of the mode register. Bit 4

of the mode register is usually set to "1" (when power on reset) and the following data is acquired when read operation is executed.

When mode register bit4 = "1"

## A.4.11 DMA page register

This register is to save the upper 4 bits of the address lines (A19-A16) during the DMA cycle.

This is composed of 3 sets of 4-bit registers and they are assigned to the following I/O addresses.

Page A-13

b) Port B (I/O address = 061H)

Data setting to the register is performed by writing to the I/O address 061H.

Getting the data from the register is performed by reading the same address. The meaning of each bit of the register is as follows.

When mode register bit4 = "1"

```
<sup>3</sup> Bit <sup>3</sup>
            Description
<sup>3</sup>PA 0 <sup>3</sup> + Timer 2 Gate speaker
       3
    3
       3 + Speaker data
3
       3
  Ν
         Not used
       3
    3
3
    3
      3
         Read high/Low switch
3
    3
       P
       <sup>3</sup> - Enable RAM parity check
    3
     4
    3
       3
       <sup>3</sup> - Enable I/O channel check
     5
  TT
3
    3
       3
    3
       3 - Hold keyboard CLK low
3
       3

    - (Enabled keyboard)
```

Each bit of the register (PC bit) after power on reset is as follows:

c) Port C (I/O address = 062H)

Data setting to the register is performed by writing to the I/O address 062H.

Acquiring the data from the register is performed by reading the same address when bit 0 (PC0-3) and bit 3 (PC4-7) of the mode control register are set to "0". Bit 0 and 3 of the mode register are usually set to "1" (when

power on reset) and the following data is acquired when read operation is executed.

When mode register bit 4 = "1"

<sup>3</sup> Bit <sup>3</sup> PB7 = "0" <sup>3</sup> PB7 = "0" I <sup>3</sup> PA 0 <sup>3</sup> 3 3  $N^{-3}$ 1 3 2 3 Keyboard 3 3 input 4 3 data 5 3 3 P 3 3 3 [] 3 3 Т 3 3 6 7 

Page A-14

d) Mode control register (I/O address = 063H) This register is set as follows by writing the data to the address 063H, or by resetting the power on.

 $\tilde{A}$   $\tilde{A}$ 

 $\tilde{\rm A}\ddot{\rm A}\ddot{\rm$ 

## 

Page B-1

MODEL:T1200H/HB

Page B-1

## B.1 GENERAL

I/O driver gate array is composed of two main controllers; FDD controller, and PRT controller, each of which is explained individually in this section.

This G.A. (Gate Array) contains 100 pins altogether and the functions or devices of each controller are as follows;

- a) FDD Controller
  - Digital Input Register (3F7H Read)
  - Digital Output Register (3F2H Write)
  - X-Rate Register (3F7H Write)
  - DMA Request Delay
  - Write Precompensation
  - FDC Chip Select
- b) Printer Controller
  - Data Register (378H Read/Write)
  - Status Register (379H)
  - Control Register (37AH)

The detailed explanation about each pin is also given together with its block diagram.

MODEL:T1200H/HB

Page B-2

#### B.2 BLOCK DIAGRAM

FIGURE B-1 PRT/FDD Gate Array Block Diagram

MODEL: T1200H/HB

Page B-3

#### **B.3 PIN DESCRIPTION**

### TABLE B-1 Pin Description

```
<sup>3</sup>Pin<sup>3</sup>I/O<sup>3</sup>SYMBOL <sup>3</sup>Signal name and Description
301 3 O 3AUTF
        <sup>3</sup>AUTFD1: When this bit is set to "1", the set paper
                                   is3
   3
        <sup>3</sup>automatically fed one line after the printing is
        <sup>3</sup>finished.
302 3 O 3STRB
        <sup>3</sup>STROB1: Strobe signal used when data is sent to the
        <sup>3</sup>printer
^{3}VCC
        ^{3}+5 v dc
3 GND
        3 Ground
<sup>3</sup>05 <sup>3</sup> I <sup>3</sup>TEST2
       <sup>3</sup>P12A0:
            Testpin. (Not used)
306 3 I 3TEST1
       <sup>3</sup>P12B0:
            Testpin. (Not used)
307 3 I 3HRESET 3HRESETO HDD reset
308 3 I 3XINT
       3XINT1: Interrupt Request from the HDC
309 3 I 3HDDSL 3HDDSL0: HDD select signal
310 3 O 3HRST
        <sup>3</sup>HRST1: HDD Reset signal
311 3 O 3IRQ5
        <sup>3</sup>IRQ51: Interrupt Request 5 signal
312 3 O 3HDCS
        3HDCSO: HDC chip select signal
313 3 O 3HDIR
        <sup>3</sup>HDIR1: Direction of the system data bus towards HDC
3 1 4 3 3
<sup>3</sup>15 <sup>3</sup>
   3 GND
        3Ground
3
        3N.C
317 3 O 3FDRDY
        <sup>3</sup>FDRDY1: When FDD is selected, this signal becomes
   3
        <sup>3</sup>FDRDY1, that is, "OR" for both of DSLB and DSLA
```

```
318 3 O 3DRO2
        <sup>3</sup>DRQ21: DMA request to 82C37, but is suspended
319 3 O 3IRQ6 3IRQ61: Interrupt request to 82C59
320 3 O 3TCl: Output signal (inverted from TCO signal) to EXP.3
         3slot
321 3 I 3 TCO 3TCO: Terminal count output from 82C37
322 3 I 3 PRTSL 3PRTSLO: Printer port select signal
<sup>3</sup>23 <sup>3</sup> I <sup>3</sup> FDDSL <sup>3</sup> FDDSLO: FDD port select signal (3F0~3F7H)
324 3 O 3 BDLED 3 BDLEDO: B Drive LED turn on signal
^325 ^3 I ^3 D7 ^3 SYD71: System data bus bit 7.
<sup>3</sup>26 <sup>3</sup> I <sup>3</sup> AO <sup>3</sup> AOB1: Address bit 0
<sup>3</sup>27 <sup>3</sup> I <sup>3</sup> IOW <sup>3</sup> IOWRO: I/O write command signal
Page B-4
<sup>3</sup>Pin<sup>3</sup>I/O<sup>3</sup>SYMBOL <sup>3</sup>Signal name and Description
3 28 3 3
        ³Vcc + 5 Vdc
329 3
   <sup>3</sup>GND <sup>3</sup> Ground
330 3 I 3IORD 3IORDO: I/O read command signal
<sup>3</sup>31 <sup>3</sup> I <sup>3</sup>A1
         <sup>3</sup>AO11: Address bit 1
<sup>3</sup>32 <sup>3</sup> I <sup>3</sup>A2 <sup>3</sup>AO21: Address bit 2
<sup>3</sup>33 <sup>3</sup> I <sup>3</sup>RESET <sup>3</sup>RESETO: System reset
```

```
^334 ^3 I ^3D0 ^3 SYDO1: System data bus bit 0
<sup>3</sup>35 <sup>3</sup> I <sup>3</sup>D1 <sup>3</sup>SYD11:
                      " bit 1
<sup>3</sup>36 <sup>3</sup> I <sup>3</sup>D2 <sup>3</sup>SYD21
                      " bit 2
<sup>3</sup>37 <sup>3</sup> I <sup>3</sup>D3 <sup>3</sup>SYD31
                      " bit 3
<sup>3</sup>38 <sup>3</sup> I <sup>3</sup>D4 <sup>3</sup>SYD41
                     " bit 4
<sup>3</sup>39 <sup>3</sup> I <sup>3</sup>D5 <sup>3</sup>SYDS1
                     " bit 5
<sup>3</sup>40 <sup>3</sup> <sup>3</sup>GND <sup>3</sup>Ground
<sup>3</sup>41 <sup>3</sup> I <sup>3</sup>D6 <sup>3</sup>SYD61
                      " bit 6
<sup>3</sup>42 <sup>3</sup> I <sup>3</sup>DACK2 <sup>3</sup>DACK20: Channel 2 Acknowledge signal from DMA
<sup>3</sup>43 <sup>3</sup> O <sup>3</sup>IRQ7 <sup>3</sup>IRQ71: Interrupt request 7
<sup>3</sup>44 <sup>3</sup> I <sup>3</sup>FINT <sup>3</sup>FDCIT1: Interrupt request from FDC
345 3 I 3FDRQ 3FDCRQ1: DMA request from FDC
```

```
346 3 I 3CKFD
         3$CKFD1: Clock signal from Variable Frequency
Oscillator<sup>3</sup>
<sup>3</sup>47 <sup>3</sup> I <sup>3</sup>FDCWD <sup>3</sup>FDCWD1 Write data signal from FDC
348 3 I 3FDCWE 3FDCWE1 Write enable signal from FDC
349 3 I 3PSO
         <sup>3</sup>PSO1 Write precompensation control signal from FDC
350 3 I 3PS1
        3PS11 "
<sup>3</sup>51 <sup>3</sup> I <sup>3</sup>IDKCH <sup>3</sup>IDKCHO Disk change signal from FDD
352 3 I 3EFDSL1 3When this bit is set to "1", external FDD is selected
<sup>3</sup> 5 3 <sup>3</sup>
     ^{3}Vcc ^{3}+ 5 V dc
<sup>3</sup>54 <sup>3</sup>
   3 GND
          <sup>3</sup>Ground
3
Ù
     Page B-5
<sup>3</sup>Pin<sup>3</sup>I/O<sup>3</sup>SYMBOL <sup>3</sup>Signal name and Description
<sup>3</sup>55 <sup>3</sup> I <sup>3</sup> EFDA <sup>3</sup> EFDAO: When this is "0", external FDD is assigned
                                        to3
          <sup>3</sup> Drive A
356 3 I 3 HDDLED3 HDDLED1: HDD LED turn on signal from HDC
357F3 O 3 DTC 3 FDAKT1: Terminal count output to FDC, controlled by 3
```

```
3 DOR bit 3
358 3 O 3 FDACK 3 FDACKO: DMA acknowledge signal output to DMA,
          <sup>3</sup> controlled by DOR bit 3
359 3 O 3 FWDAT 3 FWDAT1: Write data signal with write precomp. to FDD3
^360 ^3 O ^3 FDCS ^3 FDCCS0: Chip select signal to FDC
^361 ^3 O ^3 FRES ^3 FRST1: Reset signal to FDC, controlled by DOR bit 2 ^3
<sup>3</sup>62 <sup>3</sup> O <sup>3</sup> MN <sup>3</sup> MIN1: VFO (Variable Frequency Oscillator)
^363 ^3 O ^3 MFMO ^3 LOWDO: To the MFM/FM pins of the VFO,
<sup>3</sup>64 <sup>3</sup> O <sup>3</sup> MFMI <sup>3</sup> LOWD1: Inverted LOWD0 output signal
<sup>3</sup>65 <sup>3</sup> GND <sup>3</sup> Ground
<sup>3</sup>66 <sup>3</sup> O <sup>3</sup> IDSLA <sup>3</sup> IDSLAO: Drive A select signal
<sup>3</sup>67 <sup>3</sup> O <sup>3</sup> IMONA <sup>3</sup> IMONAO: Drive A motor ON signal
<sup>3</sup>68 <sup>3</sup> O <sup>3</sup> IDSLB <sup>3</sup> IDSLBO: Drive B select signal
<sup>3</sup>69 <sup>3</sup> O <sup>3</sup> IMONB <sup>3</sup> IMONBO: Drive B select signal
<sup>3</sup>70 <sup>3</sup> O <sup>3</sup> EDRSL <sup>3</sup> EDRSL1: External FDD select signal
<sup>3</sup>71 <sup>3</sup> O <sup>3</sup> EMTON <sup>3</sup> EMTON1: External FDD motor ON signal
<sup>3</sup>72 <sup>3</sup> O <sup>3</sup> ADRED <sup>3</sup> ADLEDO: A Drive LED turn on signal
```

Page B-6

```
<sup>3</sup>Pin<sup>3</sup>I/O<sup>3</sup>SYMBOL <sup>3</sup>Signal name and Description
<sup>3</sup>73 <sup>3</sup> I <sup>3</sup>
             <sup>3</sup>OPD70~30, OPD20~00:
                                                      3
      <sup>3</sup>IPD71~31<sup>3</sup>Response data, from the printer connector
377,3
з 80 з
382 3
<sup>3</sup>83 <sup>3</sup> I <sup>3</sup> RSLI
             <sup>3</sup>RSLIN1: LIN1 response signal from the printer
  3 3
             ^{3} connector
^{3}84 ^{3} I ^{3} RAUT
             <sup>3</sup>RATFD1: AUTFD1 response signal from the printer
3 3 3
             <sup>3</sup>connector
<sup>3</sup>85 <sup>3</sup> I <sup>3</sup> BUSY
             3IBSY1: When this bit is set to "1", the printer is
<sup>3</sup>86 <sup>3</sup> I <sup>3</sup> ACK
             <sup>3</sup>IACKO: When the printer is ready to receive the
                                                     next^3
  3
             ³data, this bit is set to "0" for 5æs. Normally it
                                                       is3
             ^3set to "1".
387 3 I 3 PE 3IPE1: When this bit is set to "1", the printer is
```

3the state of "End of paper". 388 3 I 3 SEL  $^3$  ISLCT1: When this bit is set to "1", the printer is  $^3$ 3 3 3 <sup>3</sup>in the state of "selected". 389 <sup>3</sup> I <sup>3</sup> ERR  $^3$  IERRO: When this bit is set to "0", the printer is  $^3$ <sup>3</sup>in the state of either "Paper end", "off line", or <sup>3</sup> 3 of "error". 3 9 0 3 3 GND 3 Ground 391 3 O 3 OPD7~0 3OPD70~00: <sup>3</sup>Output of data or data register to the printer 398 3 <sup>3</sup>99 <sup>3</sup> O <sup>3</sup> SLIN <sup>3</sup>SLIN1: When this signal is "1", printing is 31003 O 3 PINT <sup>3</sup>PINT1: When this bit is set to "1", printer is 3 3 3 <sup>3</sup>initialized. 

MODEL:T1200H/HB

Page B-7

# B.4 FUNCTIONS OF THE FDD CONTROLLER

B.4.1 Digital input register (3F7H Read)

+ DSCH (Disk Change)

When this bit (bit 7) is set to "1", it indicates that the used disk may have been changed. This bit is effective only when internal 3.5-inch FDD is used, and when the external FDD is used, this bit is always set to "0".

+ EXTB (External FDD B)

When this bit (bit 6) is set to "1", the external FDD Sel switch is set to Drive B.

+ EXTA (External FDD A)

When this bit (bit 5) is set to "1", the external FDD Sel switch is set to Drive B.

Page B-8

+ DSL "OR" of the drive select signals A and B is output from the G.A..

This signal is used to know whether the FDD is active or not. This is output also to the EMC-GA.

FIGURE B-2 FDD General Block Diagram

When this bit is "1", it indicates that either drive A or B is selected.

Page B-9

B.4.2 Digital output register (3F2H Write)

- + MONB When this bit is "1", motor of the drive B is on.
- + MONA When this bit is "1", motor of the drive A is on.
- + IDEN When this bit is "1", IRQ and DRQ are enabled.
- FRST When this bit is "0", the FDC (TC8565F) is reset.
- + DSL1 & +DSL0

When both of these bits are "0", the drive A is selected.

When DSL1 is "0" and DSL0 is "1", the drive B is selected.

+ IDEN When this bit is "1", the following signals are enabled.

TC0, DACK20, DRQ21, IRQ61

B.4.3 X-Rate register (3F7H Write)

Page B-10

### FIGURE B-3 Printer/FDD Gate Array

- Write Precompensation

- FDCCS0 Chip Select

FDC Register

Data Register 3F5H Main Status Register 3F4H

FDCCS1 = A9ù A8ù A7ù A6ù A5ù A4ù A3ù A3ù A1

\* FDDSLO signal is sent from EMC

FDDSLO = A9ù A8ù A7ù A6ù A5ù A4ù A3ù DMA

MODEL:T1200H/HB

Page B-11

## B.5 FUNCTIONS OF THE PRINTER CONTROLLER

Printer Controller is mainly composed of the following three registers.

- Data Register (Read/Write 378H)
- Status Register (Read 379H)
- Control Register (Read/Write 37AH)
- B.5.1 Data register output (378H)

By this register, 8-bit write data is set. These bits are sent to the printer through the driver (LSO5).

### B.5.2 Data register input (378H)

By this register, the response data from the printer connector can be read.

This function is used for wraparound test, and is used also for data input from external devices connected to the connector. In this case, the driver must be set to "0". All this operation is controlled by the control register explained afterwards.

Page B-12

### B.5.3 Status register (379H Read)

- Status data from the printer -

BSY - BUSY1 signal is input inverted from the printer

ACK - ACKO is input from the printer

PE - PE1 is input from the printer

SLCT - SELEC1 is input from the printer

ERR - ERROO is input from the printer

B.5.4 Control Register Output (37AH Write)

- Controlling signals -
  - IRQEN When this bit is set to "1", IRQ signal from the printer port is output to the 82C59 (PIC).
  - PDIR This signal decides the data transfer direction of the 8-bit data on the connector. When this bit is set to

"1", input from the connector is enabled, and when "0", output from the Data Register is enabled.

STRB - This signal is inverted to be output to the connector.

AUFD - This signal is inverted to be output to the connector.

This bit returns from the connector after being sent to it.

IPRT - This signal is output to the printer as it is.

SLTIN - This signal is inverted to be output to the printer.

This bit returns from the connector after being sent.

Page B-13

## B.5.5 Printer mode register (37FH Write)

- Direction signal -
- + BDIS (Bidirection disable)

This signal is used to control the direction of the data to or from the printer port.

When this bit is set to "0", bit 7 of the control register is disabled, and only output from the printer port is enabled.

Control Register

FIGURE B-4 Data Transfer Direction Control

MODEL:T1200H/HB

Page C-1

# C.1 GENERAL

Bus drive gate array includes the data bus and address driver that control the buses between the CPU and memory, or the CPU and I/O devices.

This gate array also includes the decode circuit for chip select signals, by which the devices connected to the I/O bus can be selected.

MODEL:T1200H/HB

Page C-1

## C.2 FUNCTIONS

This gate array contains the following functions.

- Latches the CPU address and data
- Switches the CPU address/data and those of the DMA.
- Controls the data transfer between the CPU and the  $\ensuremath{\text{I/O}}$  bus or the system bus.
- Decodes the I/O address
- Controls the refresh request
- Contains the back-up register for resuming.

This gate array is composed of 100 pins altogether, and details of each pin are also included in this section.

MODEL:T1200H/HB

Page C-2

### C.3 BUS DRIVER BLOCK DIAGRAM

FIGURE C-1 Block Diagram

Page C-3

- Control Signals -

Meanings of each signal described on the previous page are as follows.

- CPUDE The direction of ODD data bus towards the CPU
  - BDHENùBWDIR
- CPLDE The direction of EVEN data bus towards the CPU

WDLEN+BDLENùBWDIR

- ALE Address Latch Enable
- HLDA Holds Acknowledge signal. During the DMA cycle, this signal is active.
- IODEN I/O data bus enable signal.
  When a device on the I/O data bus is accessed, this signal becomes active.

HLDAù(INTA+IODMS)ùHLDAùA9ù A8ù(OCO-OD)ù(OE5-OEF) ù(IORD+IOWR)

- YIODEN I/O data input/output buffer is enabled.

IODIRÙIODENÙBWDIRÙ(BDLEN+BDHEN)

- SYDEN SYD bus input/output buffer is enabled.

BWDIRù (BDLEN+BDHEN)

MODEL:T1200H/HB

Page C-4

#### C.4 1IN DESCRIPTION

TABLE C-1 Pin Description <sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup> Signal name and Description <sup>3</sup> 1,2 <sup>3</sup> I <sup>3</sup> AD11 <sup>3</sup> AD111~A121: 3 ~A12 <sup>3</sup> Two of the lower 16 bits of the data 3 <sup>3</sup> bus from the CPU, and are bidirectional  $^{3}$   $^{3}$   $^{3}$  Vcc  $^{3}$  + 5V dc <sup>3</sup> Ground 3 4 3 3 GND <sup>3</sup> 5~ <sup>3</sup> I <sup>3</sup> AD13 <sup>3</sup> AD131~AD151: ³ ~15 3 7 3 <sup>3</sup> Three of the lower 16 bits of the data bus 3 3 <sup>3</sup> from the CPU. They are all bidirectional.  $^3$  8~  $^3$  I  $^3$  AD16  $^3$  AD161~AD191:  $^3$  11  $^3$   $^3$  ~19  $^3$  Upper 4 bits of the address bus from the CPU <sup>3</sup> 12 <sup>3</sup> I <sup>3</sup> RESET <sup>3</sup> RESET0: Power on reset signal 3 13 3 I WRO: I/O write command signal 3 14 3 I 3 IOR 3 IORDO: I/O read command signal  $^3$  15  $^3$  GND  $^3$  Ground <sup>3</sup> 16 <sup>3</sup> O <sup>3</sup> INTCS <sup>3</sup> INTCSO: Interrupt controller chip select signal <sup>3</sup> <sup>3</sup> 17 <sup>3</sup> I <sup>3</sup> BDLEN <sup>3</sup> BDLENO: <sup>3</sup> EVEN data enable signal 3 <sup>3</sup> When WDLEN is "0", it is inhibited. <sup>3</sup> 18 <sup>3</sup> O <sup>3</sup> A19~16 <sup>3</sup> A191~161: <sup>3</sup> Upper 4 bits of the address bus, and during the <sup>3</sup>

```
3 21
              <sup>3</sup> impedance
3 22 3 O 3 A15~13 3 A151~131:
              ^{3} Three of the lower 16 bits of the address bus,
              <sup>3</sup> during the DMA cycle;
              3 IOD71~01??A151~081
               DMAD71~01??A071~001
3 I 3
             3 AOB1:
              <sup>3</sup> Bit "0" of the system address.
Page C-5
<sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup>
                 Signal name and Description
<sup>3</sup> 26 <sup>3</sup> O <sup>3</sup> A01 <sup>3</sup> A011: Address bit 1
3 27 3 0 3 IOD6 3 IOD61: Bidirectional I/O data bus
3 28 3 3
         Vcc ^3 + 5V dc
<sup>3</sup> 29 <sup>3</sup> GND <sup>3</sup> Ground
3 30 3 0 3 IOD7 3 IOD71: Bidirectional I/O data bus
^{3} 31 ^{3} GND ^{3} Ground
<sup>3</sup> 31 <sup>3</sup> I <sup>3</sup>
              <sup>3</sup> IOD51~10D01:
   3
       3
              <sup>3</sup> Bidirectional I/O data bus
3 37 3 I 3 HLDA
             <sup>3</sup> HLDA1:
              <sup>3</sup> During the CPU cycle, this signal is "1".
              3 During the DMA cycle, this signal is "2".
3 38 3 O 3 CALE
             3 CALE1:
       3
              <sup>3</sup> Address AD191~AD001 is latched at the rising
   3
       3
              <sup>3</sup> edge of the "H" pulse.
<sup>3</sup> 39 <sup>3</sup> O <sup>3</sup> PDICS <sup>3</sup> PDICSO: Programmable I/O port chip select
3 40 3
      3
         GND
             <sup>3</sup> Ground
<sup>3</sup> 41 <sup>3</sup> I <sup>3</sup> TEST2 <sup>3</sup> PO2A0: Test pin
<sup>3</sup> 42 <sup>3</sup> I <sup>3</sup> WDLEN <sup>3</sup> WDLENO:
              <sup>3</sup> When the word "I/O" is accessed, EVEN data is
              <sup>3</sup> enabled to be latched.
<sup>3</sup> 43 <sup>3</sup> I <sup>3</sup> WDLAT <sup>3</sup> WDLAT1:
              <sup>3</sup> When the word "I/O" is accessed, EVEN data is
              <sup>3</sup> latched.
<sup>3</sup> 44 <sup>3</sup> O <sup>3</sup> PAGWR <sup>3</sup> PAGWRO: DMA page register chip select signal
<sup>3</sup> 45 <sup>3</sup> O <sup>3</sup> NMICS <sup>3</sup> NMICSO: NMI chip select signal
```

<sup>3</sup> DMA cycle, they become in the state of high

#### Page C-6

```
^3 Pin ^3I/O ^3 SYMBOL ^3 Signal name and Description
<sup>3</sup> 47 <sup>3</sup> I <sup>3</sup> BWDIR <sup>3</sup> BWDIR1:
               <sup>3</sup> This signal shows the direction of EVEN/ODD
                                                data3
               ^{3} When this signal is "0", it is executed.
<sup>3</sup> 48 <sup>3</sup> I <sup>3</sup> BWHEN <sup>3</sup> BWHENO:
       3
               <sup>3</sup> ODD data enable signal
<sup>3</sup> 49 <sup>3</sup> O <sup>3</sup> MCRCS <sup>3</sup> MCRCSO: Machine register chip select signal
<sup>3</sup> 50 <sup>3</sup> I <sup>3</sup> IODMS <sup>3</sup> IODMS0: Memory select signal on the I/O data
<sup>3</sup> 51 <sup>3</sup> O <sup>3</sup>
               <sup>3</sup> SYD61:
       3
               <sup>3</sup> one of the bidirectional 8-bit data bus
<sup>3</sup> 52 <sup>3</sup> O <sup>3</sup> A02 <sup>3</sup> A021: Address bit 2
3 53 3 3
          Vcc ^3 + 5V dc
3 54 3 3 GND 3 Ground
<sup>3</sup> 55 <sup>3</sup> O <sup>3</sup>
              <sup>3</sup> SYD71:
     3
               <sup>3</sup> one of the bidirectional 8-bit data bus
<sup>3</sup> 56 <sup>3</sup> A10~06 <sup>3</sup> A101~A061:
   3
               <sup>3</sup> Adress bit 10 ~ 6
<sup>3</sup> 60 <sup>3</sup>
       3
3 61 3 I 3 TEST1 3 PO2B0: Test pin
<sup>3</sup> 62 <sup>3</sup> O <sup>3</sup> A03~05 <sup>3</sup> A031~A-051: Address bit 3~5
     3
   3
               3
<sup>3</sup> 64 <sup>3</sup>
       3
               3
^{3} 65 ^{3} GND ^{3} Ground
<sup>3</sup> 66 <sup>3</sup> O <sup>3</sup>
               <sup>3</sup> SYD01~51:
3 ~ 3
               <sup>3</sup> Six of the bidirectional data bus
<sup>3</sup> 71 <sup>3</sup>
       3
<sup>3</sup> 72 <sup>3</sup> O <sup>3</sup> A12, 11 <sup>3</sup> A121, A111:
              <sup>3</sup> Address bit 12, 11
<sup>3</sup> 74 <sup>3</sup> I <sup>3</sup> MERD <sup>3</sup> MERDO: Memory read command signal
```

## Page C-7

```
<sup>3</sup> 76 <sup>3</sup> I <sup>3</sup> INTA <sup>3</sup> INTAO: Interrupt acknowledge signal
<sup>3</sup> 77 <sup>3</sup> O <sup>3</sup> DMAD7 <sup>3</sup> DMAD71:
                ^{\scriptscriptstyle 3} One of the upper 4 bits of the DMA address
                                                     input<sup>3</sup>
                ^{3} from the 82C37
^{3} 78 ^{3} ^{3} ^{3} ^{3} ^{3} ^{3} ^{3} ^{3}
<sup>3</sup> 79 <sup>3</sup> GND <sup>3</sup> Ground
3 80 3 O 3
                <sup>3</sup> DMAD31~01:
    3
    3
        3
                <sup>3</sup> Three of the upper 4 bits of the DMA address
3 82
    3
                <sup>3</sup> input from the 82C37
3 83 3 O 3
             <sup>3</sup> DMAD61~01:
    3
                <sup>3</sup> Lower 4 bits of the DMA address input from the
3
    3
        3
                3 82C37. During the CPU cycle, CPU address A041~
<sup>3</sup> 86 <sup>3</sup> <sup>3</sup>
                <sup>3</sup> AOB1 is output to the 82C37
<sup>3</sup> 87 <sup>3</sup> O <sup>3</sup> DMACS <sup>3</sup> DMACSO: DMA controller chip select signal
<sup>3</sup> 88 <sup>3</sup> I <sup>3</sup> DALE
                3 DALE1:
                <sup>3</sup> DMA address IOD71~01 is latched at the leading
                 <sup>3</sup> edge of the "H" pulse.
<sup>3</sup> 89 <sup>3</sup> I <sup>3</sup> AD00
                <sup>3</sup> AD001:
                <sup>3</sup> One of the lower 16 bits of the data bus from
    3
        3
                 3 the CPU.
3 90 3 3 GND
                <sup>3</sup> Ground
<sup>3</sup> 91 <sup>3</sup> O <sup>3</sup> AD01
                <sup>3</sup> AD011~AD101:
    3
        3
          ~
                <sup>3</sup> 10 of the lower 16 bits of the data bus from
                                                      the3
        3 AD10
3100
                <sup>3</sup> CPU, and are bidirectional.
```

MODEL:T1200H/HB

Page C-8

### C.5 1/O DECODER

This is the circuit that decodes the I/O address signals to select the various devices such as 82C59, 82C37, Bus Controller  $\,$  G.A., BIOS ROM, and Back-up RAM, etc..

I/O address of each device above mentioned is as follows;

	I/O address(Hex)	Signal name
82C37	000-01F	DMACS0
82C59	020-03F	INTCS0
82C53	040-05F	TIMCS0

DMA Page Reg.	080-09F	PAGWR0
NMI Mask Reg.	0A0-0BF	NMICS0
PIO	060-07F	PPICS0
Machine Reg.	0E0-0E4	MCRCS0

In the DMA mode, chip select signal should not be output, and therefore, HLDA1 signal must be set to "1" (See C-5 Pin 37).

Each signal is described by the logical mode as follows;

```
DNACS0 = A9 ù A8 ù A7 ù A6 ù A5 ù HLDA
INTCS0 = A9 ù A8 ù A7 ù A6 ù A5 ù HLDA
TIMCS0 = A9 ù A8 ù A7 ù A6 ù A5 ù HLDA
PAGWR0 = A9 ù A8 ù A7 ù A6 ù A5 ù IOWO ù HLDA
NMICS0 = A9 ù A8 ù A7 ù A6 ù A5 ù IOWO ù HLDA
PPICS0 = A9 ù A8 ù A7 ù A6 ù A5 ù HLDA
PRICS0 = A9 ù A8 ù A7 ù A6 ù A5 ù HLDA
MCRCS0 = A9 ù A8 ù A7 ù A6 ù A5 ù HLDA
HLDA
```

MODEL:T1200H/HB

Page C-9

#### C.6 BACK-UP PORT

Although this system contains the resume function, 82C59 (PIC) and 82C53 (timer) have registers which can not be read, and consequently they can not be backed up for resuming the system. For this reason, when writing the data, the content of these registers must be copied into another readable register, Reading this register can be executed by setting the Index address to the Index register in order to read the data register.

The following table shows the Index address and the contents to be read out.

```
TABLE C-2 Index Address and Contents
3
      Contents to be read in the Port-OFH
3 Index Register
3
      82C53 Control Word Register, #0
  50
51
     3
3
      82C59 Initialize Command Word 1
  52
3
               2
  53
3
```

- I/O Back-up Index Register OFOH
- I/O Back-up Data Register OF1H

Both Index register and Data Register are in the "clear" status

when power is on.

On writing data, the address of the above 5 registers are as follows;

- CWR#0 (	82C53) 043H	and	moreover,	bit	6	and	7	of	the	write	data
	are "0".										

- CWR#2 (82C53) 043H and moreover, bit 6 of the write data is "0", and 7 "1".
- ICW1 (82C59) 020H and moreover, bit 4 of the write data is "1".
- ICW2 (82C59) 021H
- ICW4 (82C59) 021H (data is written after the address ICW2).

Page C-10

FIGURE C-2 Data Register and Index Register

Page D-1

MODEL:T1200H/HB

Page D-1

### D.1 GENERAL

The Display Controller Gate Array is a CMOS type chip with 5,000-gate, 100-pin flat package, and it contains the color graphics adapter which can control both the external CRT display and the internal LCD display.

This gate array contains the following functions.

- -LCD/CRT control function
- -Attribute process function
- -Interface with the CPU (I/O bus)
- -Interface with the V-RAM and with the CG-ROM

## FIGURE D-1 Display Conroller Gate Array

The detailed description of each pin and signal is also given here.

The whole system including this gate array is called the Display Controller Subsystem, and it can control the following two types of displays.

- (A) 640x200 dot LCD (Liquid Cristal Display)
- (B) 640x200 dot CRT (Cathode Ray Tube) Display

Note that the external CRT display unit and the internal LCD can not be used at the same time, and its selection is performed by

the keyboard operation.

Fn + Home ..... LCD is selected.

Fn + End  $\dots$  External CRT display is selected.

MODEL:T1200H/HB

Page D-2

D.2 DISPLAY CONTROLLER SUBSYSTEM (DCS)

FIGURE D-2 Display Controller Subsystem

MODEL:T1200H/HB

Page D-3

## D.3 DISPLAY CONTROLLER

Table D-1 Pin Description <sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup> Signal name and Description 1 <sup>3</sup> I <sup>3</sup> CG03 <sup>3</sup> CG31: <sup>3</sup> Character generator output signal bit 3. 2 <sup>3</sup> I <sup>3</sup> CG04 <sup>3</sup> CG41: <sup>3</sup> Character generator output signal bit 4.  $^{3}$   $^{3}$   $^{3}$   $^{1}$   $^{3}$  VCC  $^{3}$   $^{+}$  5V 4 <sup>3</sup> I <sup>3</sup> CG05 <sup>3</sup> CG51: 3 3 <sup>3</sup> Character generator output signal bit 5. <sup>3</sup> 5 <sup>3</sup> I <sup>3</sup> CG06 <sup>3</sup> CG61: 3 <sup>3</sup> Character generator output signal bit 6. 6 <sup>3</sup> I <sup>3</sup> CG07 <sup>3</sup> CG71: 3 3 <sup>3</sup> Character generator output signal bit 7. 3 3 3 CEROMO: <sup>3</sup> Chip enable signal for CG-ROM (Character CRMO <sup>3</sup> generator-ROM). 8 <sup>3</sup> I <sup>3</sup> CG02 <sup>3</sup> CG21: <sup>3</sup> Character generator output signal bit 2. 9 <sup>3</sup> I <sup>3</sup> CG01 <sup>3</sup> CG11: 3 <sup>3</sup> Character generator output signal bit 1. 

```
<sup>3</sup> 10 <sup>3</sup> I <sup>3</sup> CG00
               3 CG01:
       3
               <sup>3</sup> Character generator output signal bit 0.
<sup>3</sup> 11 <sup>3</sup> O <sup>3</sup> RS01
               <sup>3</sup> RSA01:
               <sup>3</sup> Raster scan address bit 0.
<sup>3</sup> 12 <sup>3</sup> O <sup>3</sup> RS11
               <sup>3</sup> RSA11:
               <sup>3</sup> Raster scan address bit 1.
<sup>3</sup> 13 <sup>3</sup> O <sup>3</sup> RS21
               <sup>3</sup> RSA21:
        3
                <sup>3</sup> Raster scan address bit 2.
<sup>3</sup> 14 <sup>3</sup> O <sup>3</sup> RS30
               <sup>3</sup> RSA31:
               <sup>3</sup> Raster scan address bit 3. Not used.
3 15 3 GND 3 Ground
<sup>3</sup> 16 <sup>3</sup> I <sup>3</sup> DUTY
               3 DUTY:
      3
                3 LCD Duty
3 3
                <sup>3</sup> INTEN1:
17 <sup>3</sup> O <sup>3</sup> FNS0
               <sup>3</sup> Intensified font select signal.(single
    3
       3
               3 dot/double dots character)
3 3
               <sup>3</sup> CGM01:
3 18 3 O 3 FNPO
               3 Plasma font selection, (8x8/8x16)
               <sup>3</sup> This signal is not used in this system.
```

## Page D-4

```
<sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup>
                      Description
3 19 3 O 3 CGA1
                3 CGAX1:
    3
        3
                <sup>3</sup> CG address latch.
<sup>3</sup> 20 <sup>3</sup> O <sup>3</sup> RS0L
                3 RASELO:
       3
                <sup>3</sup> Refresh address selection.
<sup>3</sup> 21 <sup>3</sup> O <sup>3</sup> RA12
                <sup>3</sup> RA121:
    3 3
                <sup>3</sup> Refresh address bit 12.
<sup>3</sup> 22 <sup>3</sup> O <sup>3</sup> RA11
                <sup>3</sup> RA111:
   3 3
                <sup>3</sup> Refresh address bit 11.
<sup>3</sup> 23 <sup>3</sup> O <sup>3</sup> RA10
                <sup>3</sup> RA101:
    3 3
                <sup>3</sup> Refresh address bit 10.
<sup>3</sup> 24 <sup>3</sup> O <sup>3</sup> RA09
                <sup>3</sup> RA091:
   3 3
                <sup>3</sup> Refresh address bit 09.
<sup>3</sup> 25 <sup>3</sup> O <sup>3</sup> RA08
                <sup>3</sup> RA081:
                 <sup>3</sup> Refresh address bit 08.
<sup>3</sup> 26 <sup>3</sup> O <sup>3</sup> RA07
                <sup>3</sup> RA071:
    3 3
                 <sup>3</sup> Refresh address bit 07.
<sup>3</sup> 27 <sup>3</sup> O <sup>3</sup> RA06 <sup>3</sup> RA061:
                <sup>3</sup> Refresh address bit 06.
```

```
<sup>3</sup> 28 <sup>3</sup> I <sup>3</sup> VCC
            ^{3} + 5V
3 29 3 O 3 RA05
             <sup>3</sup> RA051:
             <sup>3</sup> Refresh address bit 05.
3 30 3 I 3 OC14
             <sup>3</sup> OSC141:
      3
             <sup>3</sup> Clock 14.31818 MHz for the video signal
3
     3
             3 DIOSLO
   <sup>3</sup> I <sup>3</sup> ISL0
             3 Display I/O selected. Access signal to the I/O
       3
             3 port of the GA.
3 32 3 I 3 MSL0
             3 DMESL0:
             <sup>3</sup> V-RAM access signal for CPU.
3 33 3I/O 3 BD07
             <sup>3</sup> SYD71:
      3
             <sup>3</sup> Data bus bit 7.
<sup>3</sup> 34 <sup>3</sup>I/O <sup>3</sup> BD06
             <sup>3</sup> SYD61:
      3
   3
             <sup>3</sup> Data bus bit 6.
3 35 3I/O 3 BD05
             <sup>3</sup> SYD51:
   3
      3
             <sup>3</sup> Data bus bit 5.
<sup>3</sup> 36 <sup>3</sup>I/O <sup>3</sup> BD04
             <sup>3</sup> SYD41:
             <sup>3</sup> Data bus bit 4.
Page D-5
```

```
<sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup>
                Signal name and Description
3 37 3I/O 3 BD03
            <sup>3</sup> SYD31:
      3
             <sup>3</sup> Data bus bit 3.
   3
<sup>3</sup> SYD21:
3 38 3I/O 3 BD02
      3
             <sup>3</sup> Data bus bit 2.
3 39 3I/O 3 BD01
            <sup>3</sup> SYD11:
   3
      3
             <sup>3</sup> Data bus bit 1.
3 40 3 3
         GND
             <sup>3</sup> Ground.
3 41 3 I/O 3 BD00
            <sup>3</sup> SYD01:
   3
      3
             <sup>3</sup> Data bus bit 0.
<sup>3</sup> 42 <sup>3</sup> O <sup>3</sup> RDY
            3 IORDY1:
             <sup>3</sup> I/O ready signal.
<sup>3</sup> 43 <sup>3</sup> I <sup>3</sup>
        RST0
            3 RESETO:
      3
             <sup>3</sup> GA reset signal.
3 44 3 I 3 UA05
            <sup>3</sup> A051:
             <sup>3</sup> CPU address bit 5.
<sup>3</sup> 45 <sup>3</sup> I <sup>3</sup> UA04
            <sup>3</sup> A041:
      3
             <sup>3</sup> CPU address bit 4.
```

```
<sup>3</sup> 46 <sup>3</sup> I <sup>3</sup> UA03
             <sup>3</sup> A031:
       3
              <sup>3</sup> CPU address bit 3.
^{3} 47 ^{3} I ^{3} UA02
             3 A021:
              <sup>3</sup> CPU address bit 2.
3 48 3 I 3 UA01
              <sup>3</sup> CPU address bit 1.
3 49 3 I 3 UA14
             <sup>3</sup> A141:
              <sup>3</sup> CPU address bit 14.
<sup>3</sup> 50 <sup>3</sup> I <sup>3</sup> MEW0
             3 MWRO:
              3 Memory write signal.(for V-RAM write)
3 51 3 I 3 MERO
             <sup>3</sup> MRD0:
       3
              <sup>3</sup> Memory read signal. (for V-RAM read)
3
   3
              3 IORD10:
     I <sup>3</sup> IOR0
             <sup>3</sup> I/O read signal. It read out I/O port data to
   3
       3
              <sup>3</sup> the data bus BD00-BD07.
<sup>3</sup> 53 <sup>3</sup> I <sup>3</sup>
         VCC
             3
                + 5V
3
             3 IOWR10:
        IOW0
             3 I/O write signal. It write data on the data bus 3
              ³ to the I/O port.
Page D-6
<sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup>
                  Description
```

```
3 55 3 I 3 UA00
                <sup>3</sup> A001
        3
                <sup>3</sup> CPU address bit 0.
<sup>3</sup> 56 <sup>3</sup> I <sup>3</sup>
                3 PDP0:
          PDP0
    3
        3
                <sup>3</sup> Plasma /LCD select.
<sup>3</sup> 57 <sup>3</sup> I <sup>3</sup> GOF1
               3 DGDIS1:
    3
        3
                <sup>3</sup> GA off. If this signal is high, the GA becomes
        3
    3
                <sup>3</sup> disabled.
<sup>3</sup> 58 <sup>3</sup> TEH1
                <sup>3</sup> Ground.
<sup>3</sup> 59 <sup>3</sup> TFU1
                <sup>3</sup> Ground.
<sup>3</sup> 60 <sup>3</sup> <sup>3</sup> TCN1
                <sup>3</sup> Ground.
<sup>3</sup> 61 <sup>3</sup> O <sup>3</sup> N.C.
                <sup>3</sup> BFR0:
    3
        3
                <sup>3</sup> Video signal.
3
       3
                <sup>3</sup> FRHV1:
      O 3
         RHV1
                <sup>3</sup> Video signal. Vertical sync. signal for
        3
                <sup>3</sup> composite CRT display.
3
        3
                <sup>3</sup> FPVS1:
<sup>3</sup> 63
      O <sup>3</sup> FVS1
                <sup>3</sup> Video signal. Vertical sync. signal for LCD/RGB <sup>3</sup>
                <sup>3</sup> CRT display.
```

```
3 64 3 O 3 SXV1
               3 SXV/D1:
    3
        3
                <sup>3</sup> Shift clock for LCD
<sup>3</sup> 65 <sup>3</sup> O <sup>3</sup>
          GND
               <sup>3</sup> Ground.
3 3
                3 LPHS1:
               <sup>3</sup> Video signal. Horizontal sync. signal for
    3
        3
                <sup>3</sup> LCD/RGB CRT display.
3 D1R1:
<sup>3</sup> 67 <sup>3</sup> O <sup>3</sup> D0R1
        3
                <sup>3</sup> Video signal. Red signal for RGB CRT display.
3 68 3 O 3 DIG1
               3 D2G1:
                <sup>3</sup> Video signal. Green signal for RGB CRT display. <sup>3</sup>
3 69 3 O 3 D2B1
               <sup>3</sup> D3B1:
        3
                <sup>3</sup> Video signal. Blue signal for RGB CRT display.
<sup>3</sup> 70 <sup>3</sup> O <sup>3</sup> D3I1
               <sup>3</sup> D4I1:
        3
                <sup>3</sup> Video signal. Intensity signal for all.
<sup>3</sup> 71 <sup>3</sup> I <sup>3</sup> CHFOT
               <sup>3</sup> CHFONTO:
       3
                <sup>3</sup> Change character font signal
3
                <sup>3</sup> FLTDSL1:
               <sup>3</sup> Flat display selected. It changes internal /
          FDIS
                <sup>3</sup> external display.
Page D-7
<sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup>
                     Description
3
       3
                <sup>3</sup> OSC171:
    <sup>3</sup> I <sup>3</sup> OC17
               <sup>3</sup> Clock 17.5 MHz
3
        3
                <sup>3</sup> CEH0:
3 74
    3
      O 3
               <sup>3</sup> Chip enable high. Chip selected signal for
    3
        3
3
                <sup>3</sup> the V-RAM.
3
        3
                <sup>3</sup> WRCCO:
      O 3
3
    3
               <sup>3</sup> Write character code. It is used with chip
        3
                <sup>3</sup> enable signal to write them to V-RAM.
    3
        3
                <sup>3</sup> (even address)
3 WRATO:
     O 3
76
          WRA0
               <sup>3</sup> Write attribute data. It is used with chip
                <sup>3</sup> enable signal to write them to V-RAM.
                <sup>3</sup> (odd address)
<sup>3</sup> 77 <sup>3</sup> O <sup>3</sup> CELO
               3 CELO:
        3
                <sup>3</sup> Chip enable low. It is V-RAM selection signal.
<sup>3</sup> 78 <sup>3</sup> VCC
                ^{3} + 5V
3 79 3 O 3 RA00
               <sup>3</sup> URA001:
                <sup>3</sup> CPU/Refresh address bit 0.
```

```
3
              <sup>3</sup> CPU/Refresh address bit 1.
3 81 3 O 3 RA02
              3 URA021:
               <sup>3</sup> CPU/Refresh address bit 2.
3 82 3 O 3 RA03
              <sup>3</sup> URA031:
               <sup>3</sup> CPU/Refresh address bit 3.
3 83 3 O 3 RA04
              <sup>3</sup> URA041:
               <sup>3</sup> CPU/Refresh address bit 4.
3 84 3 I/O3 AT00
              <sup>3</sup> AT01:
               <sup>3</sup> Attribute data bit 0.
<sup>3</sup> 85 <sup>3</sup> I/O<sup>3</sup> AT01
              <sup>3</sup> AT11:
      3
               <sup>3</sup> Attribute data bit 1.
3 86 3 I/O3 AT02
              <sup>3</sup> AT21:
      3
               <sup>3</sup> Attribute data bit 2:
<sup>3</sup> 87 <sup>3</sup> I/O<sup>3</sup> ATO3
              <sup>3</sup> AT31L:
       3
               <sup>3</sup> Attribute data bit 3.
<sup>3</sup> 88 <sup>3</sup> I/O<sup>3</sup> ATO4
              <sup>3</sup> AT41:
   3 3
               <sup>3</sup> Attribute data bit 4.
Page D-8
<sup>3</sup> Pin <sup>3</sup>I/O <sup>3</sup> SYMBOL <sup>3</sup>
                   Signal name and Description
<sup>3</sup> 89 <sup>3</sup> I/O<sup>3</sup> AT05
              <sup>3</sup> AT51:
       3
               <sup>3</sup> Attribute data bit 5.
3 GROUND
3 90 3 I/O3 GND
<sup>3</sup> 91 <sup>3</sup> I/O<sup>3</sup> AT06
              <sup>3</sup> AT61:
   3
     3
              <sup>3</sup> Attribute data bit 6.
<sup>3</sup> 92 <sup>3</sup> I/O<sup>3</sup>
              <sup>3</sup> AT71:
   3
       3
               <sup>3</sup> Attribute data bit 7.
3 93 3 I/O3 CC00
              <sup>3</sup> CC01:
   3
       3
               <sup>3</sup> Character code data bit 0.
<sup>3</sup> 94 <sup>3</sup> I/O<sup>3</sup> CC01
              <sup>3</sup> CC11:
   3 3
               <sup>3</sup> Character code data bit 1.
<sup>3</sup> 95 <sup>3</sup> I/O<sup>3</sup> CCO2
              <sup>3</sup> CC21:
    3 3
               <sup>3</sup> Character code data bit 2.
3 96 3 I/O3 CC03
              3 CC31:
      3
               <sup>3</sup> Character code data bit 3.
<sup>3</sup> 97 <sup>3</sup> I/O<sup>3</sup> CCO4
              <sup>3</sup> CC41:
               <sup>3</sup> Character code data bit 4.
```

<sup>3</sup> 80 <sup>3</sup> O <sup>3</sup> RA01

<sup>3</sup> 98 <sup>3</sup> I/O<sup>3</sup> CC05 <sup>3</sup> CC51:

3 URA011:

MODEL:T1200H/HB

Page D-9

#### D.4 FUNCTIONS OF THE DCS

Display controller subsystem (DCS) is composed of the following components.

TABLE D-2 Components of the Display Controller

<sup>3</sup>CMOS 5 KG 100-pin flat Package <sup>3</sup> <sup>3</sup> Display Controller G A 3 Video- RAM 16 K bytes 64 K RAM x 2 CG-ROM 3 8 K bytes 64 K ROMx1 OSC CPU-CLK 3 14.31818 MHz Multiplexer 3 Others 74 HC 157x2 Latch 74 HC 273x1 Display Buffer <sup>3</sup> 

The following table shows the operation modes of the DCS of the internal LCD and external CRT display.

TABLE D-3 LCD/CRT Operation Mode

```
LCD/CRT
                      LCD/CRT
 Operation <sup>3</sup>
           Resolution <sup>3</sup> Character Box
           (Pixels) <sup>3</sup> (Pixels)
  Mode
40x25TEXT <sup>3</sup>
                  3
            320x200
80x25TEXT <sup>3</sup>
                   3
            640x200
<sup>3</sup> 320x200
320x200
                       8x8
 GRAPH
640x200 <sup>3</sup> 640x200 <sup>3</sup>
                       8x8
 GRAPH
        3
```

Page D-10

#### D.5 VARIOUS SIGNALS

The DCS contains the following different groups of signals;

- I/O Interface signals (23 lines)
- V-RAM signals (34 lines)
- Character Generater (CG) signals (16 lines)
- Video signals (9 lines)
- Display mode selects signals (3 lines)
- Clock input (2 lines)
- Other signals (5 lines)

## D.5.1 I/O interface signals

DIOSLO : Display I/O Select (Input)

When this signal is "0", the CPU is enabled to access the I/O port inside the gate array.

If this signal is "0", either IORDO or IOWRO becomes "1", and the CPU is enabled to read or write the I/O port inside the gate array.

IORD0 : I/O Read (Input)

When this signal is low and DIOSLO is also low, the data of the I/O port is transferred to the CPU through the bus BD00-BD07.

IOWR0 : I/O Write (Input)

When this signal is low and DIOSLO is also low, the data from the CPU is written to the selected 1/0 port inside the gate array through the bus BD00-BD07.

DMESL0 : Display Memory Selected (Input)

When this signal is low, the CPU or DMAC is enabled to access the video RAM. In the same condition, if either MERDO or MEWRO is low, read and write operation is enabled.

MERD0 : I/O Read (Input)

When this signal is low and DMESLO is low, reading operation to V-RAM is executed, and the read data becomes effective in the bus BD00-BD07.

MEWR0 : Memory Write (Input)

When this signal is low and DMESLO is also low, the data on the bus BD00-BD07 are written to the V-RAM.

Page D-11

UA00-UA05, UA14 (A001-A051,A141) : CPU Address (Input)

These are address data line from the CPU or DMAC, and when it is at high level, it shows logic true. UA00-UA03 (A0-A3) are used for selecting one of the I/O ports included in the gate array during read or write operation to the I/O port of the gate array. When memory read or write operation to the V-RAM is performed, memory location is selected by the address lines UA00-UA05 (A0-A5) and also by those of A06-A13 which are supplied directly to the V-RAM without passing the gate array.

BD00-BD07 (SD01-SD71): 8-bit Data Bus ( Input/Output)

These are 8-bit data lines and when those signals are at high level, it shows logic true. These lines are used for input or output of the data during read or write operation to the I/O port inside the gate array or to the V-RAM.

IORDY1: I/O Ready (Output)

When access requirement to the V-RAM is generated from the CPU or DMAC, if DMESLO becomes low, the gate array keeps this signal at low level, and puts the CPU and DMAC in the waiting position until the access is enabled.

RSTO (RESETO): (Reset)

When this signal is at low, the gate array is reset.

D.5.2 V-RAM signals (34 lines)

UR00-UR04: CPU/Refresh Address 00-04 (Input)

RA05-RA12: Refresh Address 05-12 (Input)

These are address lines for the V-RAM.

The 5 address signals UR00-UR04 are directly connected to the address input pin of the V-RAM, while the upper 8 signals on the address lines RA05-RA12 are multiplexed with the address signals A061-A131 of the I/O bus and are connected to the address input pin of the V-RAM.

There are two modes in the accessing the V-RAM; one is the mode in which memory read or write operation from the CPU is executed through the  $\rm I/O$  bus, and the other is the one in which the direct display fresh (read only) is performed from the gate array.

Page D-12

CELO, CEHO: Chip Enable Low/High (Output)

These are the chip enable signals for the V-RAM, and at low level the RAM is enabled. Only CELO is used in the system. 2 SRAMs (TC5565), configuration of which is  $8k \times 8$ , are used as the RAM.

The RAM connected to the data buses CC00-CC07 are assigned to the even byte, and the one connected to the data buses

AT00-AT07 are assigned to the odd byte. 2-byte read operation of display refresh is executed to the V-RAM. When the CPU or the DMAC reads the V-RAM, two bytes of the RAM is enabled, but only one of those two bytes is output to the I/O bus BD00-BD07. This is controlled by UA00 input signal.

When UA00 is at low level, one byte of the CC00-CC07 is output to the bus BD00-BD07, and when UA00 is at high level, one byte of the AT00-AT07 is output to the I/O bus BD00-BD07.

When the CPU or the DMAC writes to the V-RAM, two bytes of the RAM is enabled, but only one of those two RAMs executes the write operation.

WRC0: Write Character Code (Output)

WRAO: Write Attribute Data (Output)

These are the write enable signals to the V-RAM. When the chip enable signal is low and this signal is also low, write operation to the RAM is executed.

Write operation to the RAM is executed only when the request signal from the CPU or the DMAC is generated (when both MSL0 and MEWO are low). In this case, either WRCO or WRAO becomes low depending on the status of UAOO. When UAOO is low, WRCO becomes also low, and write data appears on the CCOO-CCO7 through the I/O buses BDOO-BDO7.

When UA00 is high, WRA becomes low, and the write data appears on the AT00-AT07 through BD00-BD07.

Page D-13

Address Assignment of the V-RAM

## TABLE D-4 V-RAM Address Assignment

V-RAM Pin<sup>3</sup>V-RAM Signal<sup>3</sup>CPU Address<sup>3</sup>Memory Refresh<sup>3</sup>Memory Refresh<sup>3</sup> Name <sup>3</sup> Name 3 TEXT Mode 3 GRAPH Mode CE <sup>3</sup> CEHO/CELO <sup>3</sup> A14 <sup>3</sup> MA13 3 RSA1 3 A13 3 3 AD12 <sup>3</sup> RA121 <sup>3</sup> MA12 RSA0 AD11 <sup>3</sup> RA111 <sup>3</sup> A12 <sup>3</sup> MA11 3 MA11 AD10 <sup>3</sup> RA101 <sup>3</sup> A11 <sup>3</sup> MA10 3 MA10 AD09 <sup>3</sup> RA091 <sup>3</sup> A10 <sup>3</sup> MA09 <sup>3</sup> MA09 AD08 <sup>3</sup> RA081 <sup>3</sup> A09 <sup>3</sup> MA08 <sup>3</sup> MA08 3 A08 3 AD07 <sup>3</sup> RA071 <sup>3</sup> MA07 3 MA07 AD06 <sup>3</sup> RA061 <sup>3</sup> A07 3 MA06 3 MA06 AD05 3 RA051 <sup>3</sup> A06 <sup>3</sup> MA05 3 MA05 AD04 3 RA041 <sup>3</sup> A05 3 MA04 3 MA04 

AD03 RA031 A04 MA03 MA03 3 3 MA02 3 MA02 AD02 RA021 A03 3 A02 3 MA01 AD01 RA011 MA01 AD00 3 RA001 3 A01 3 MA00 3 MA00 WE 3 WRCC0/ 3 A00 3 3 3 3 WRAT0 3 

Note:

- \* A00-A14 are address signals from the I/O bus of the CPU.
- \* MA00-MA13 are refresh memory address. They are generated by the 6845 circuit or its equivalent inside the gate array.
- \* RSA0-RSA1 are raster scan address. They are generated by the 6845 or its equivalent inside the gate array. There are 4 raster scans151together, but only the lowest two bits are used in the graphics mode.

Page D-14

V-RAM Control Signals

FIGURE D-3 V-RAM Control Signals

Page D-15

RASELO : Refresh Address Selection (Output)

This signal is an input selection signal to the V-RAM address multiplexer.

If this is low, the display refresh address lines (RA051-RA121) are selected and supplied to the V-RAM. If it is high, the I/O bus address lines are selected and supplied to the V-RAM.

CC01-CC71 : Character Code Data Bus ( Input/Output)

These lines are data bus from/to the even address V-RAM. The even address of the V-RAM is used to store the character codes in the TEXT mode.

AT01-AT71 : Attribute Data Bus ( Input/Output)

These lines are data bus from/to the odd address V-RAM. The odd address of the V-RAM is used to store the attribute codes in the TEXT mode.

D.5.3 Character generator (CG) signals (16 lines)

CGA1: CG Address Latch (Output)

This signal is used to set the character code read out from the

V-RAM in the external latch. The set timing of the external latch circuit is at the raising edge of this signal. The output from the external latch circuit is used for the address of the CG-ROM. As the character code is of 8-bit, it can select one of the 256 characters.

ROM Address : (Output)

The following 6 signals are also used as CG-ROM address apart from the above mentioned character code which are latched in CGA1.

```
CGM01 .... Plasma Font Selection (Not used) INTEN1 .... Single Dot Font Selection RSA01, 11, 21, 31 .... Raster Scan Address
```

The CG-ROM in this system has the capacity of 8 Kbytes, and it contains the fonts as follows;

8x8 single dot character set 8x8 double dot character set

Page D-16

The LCD can not display intensified character like CRT display, thus double dot character is used for distinction between normal character and intensified character.

INTEN1 signal is used to select either single dot character or double dot character font.

RSA01-RSA21, and RSA31 are raster scan address. The RSA01 is the lowest bit (LSB).

TABLE D-5 ROM Address Assignment

```
<sup>3</sup> RSA31<sup>3</sup>RSA21 <sup>3</sup> RSA11 <sup>3</sup> RSA01 <sup>3</sup>
N ^{3} L ^{3} L ^{3} ...^{3} ...^{3}
   3
  O ^{3} L ^{3} L ^{3} H ^{3} ---- ^{3}
3
  3
3
  T ^{3} L ^{3} H ^{3} L ^{3}——>^{3}
  8x8
  U ^{3} L ^{3} H ^{3} ----3 ---> ^{3}
                         Character
  S = 3 H = 3 H = 3 L = 3----4 --->3
   3
  E ^{3} H ^{3} H ^{3} ----5 --->^{3}
3
   D ^{3} H ^{3} H ^{3} L ^{3} ----6 ^{---}
3
   3
   <sup>3</sup> H <sup>3</sup> H <sup>3</sup> ----7 ---><sup>3</sup>
```

# D.5.4 Video signals (9 lines)

These are 9 video signals output from the gate array, and they are commonly used for the LCD, and for the CRT. Meaning of the signals for each display is as follows;

## TABLE D-6 Video Signals

3 <sup>3</sup> GA signal <sup>3</sup> LCD CRT display 3 RGB <sup>3</sup> Composite <sup>3</sup> 3 LPHS1 3 LLP1 3 CHSY1 3 - 3 <sup>3</sup> FPVS1 <sup>3</sup> LFP1 <sup>3</sup> CHSY1 <sup>3</sup> - <sup>3</sup> <sup>3</sup> FRHV1 <sup>3</sup> LFR1 <sup>3</sup> CMP1 D1R1 3 LD11 3 CRV1 <sup>3</sup> CMP1 <sup>3</sup> D2G1 <sup>3</sup> LD21 <sup>3</sup> CGV1 <sup>3</sup> CMP1 D3B1 <sup>3</sup> LD31 <sup>3</sup> CBV1 <sup>3</sup> CMP1 D411 <sup>3</sup> LD41 <sup>3</sup> C1V1 <sup>3</sup> CMP1 <sup>3</sup> 3 CMP1 3 SXVD1 3 LSCKO 3 

## D.5.5 Display mode select signals (3 lines)

CHFONTO : Change Character Font (Input)

This signal is to change the font displayed on the screen. The function of this signal is shown on the Table D-7.

FLTDSL1 : Flat Display Selected (Input)

This signal is to select one of internal and external display unit.

If this signal is at high level, the internal LCD is selected.

If this signal is at low level, the external CRT display (RGB, Composite) is selected.

PDP0 (Plasma/LCD Display Panel)

This signal is not used in this system.

When this bit is high, LCD is selected, and normally it is set to high.

Page D-18

The relation of these three signals and character fonts on the screen are as follows;

```
<sup>3</sup> Bit 3 of <sup>3</sup> GA Input GA output <sup>3</sup> Selected Selected
        3attribute 3 CHF0 3CHF0 3PDP03 INTE3 CGM 3 Display 3 Display
        <sup>3</sup>80x25<sup>3</sup> 0
        3 H 3 H 3 H 3 H 3
                          LCD <sup>3</sup> 8x8 double <sup>3</sup>
  LCD <sup>3</sup> 8x8 single <sup>3</sup>
3 or
  ^{3}40x25^{3} 0 ^{3} L ^{3} H ^{3} H ^{3} L ^{3} H ^{3}
                          LCD <sup>3</sup> 8x8 single <sup>3</sup>
  3 1 3 L 3 H 3 H 3 H 3 H 3 LCD 3 8x8 double 3
CRT <sup>3</sup> 8x8 double <sup>3</sup>
3
  <sup>3</sup> H <sup>3</sup> L <sup>3</sup> x <sup>3</sup> H <sup>3</sup> H <sup>3</sup> CRT <sup>3</sup> 8x8 double <sup>3</sup>
                             3 (High)
^{3} L ^{3} L ^{3} x ^{3} L ^{3} H ^{3} CRT ^{3} 8x8 single ^{3}
   3 1 3 L 3 L 3 X 3 L 3 H 3 CRT 3 8x8 single 3
3 3 3 3 3 3 (High)
                             3 (High)
```

#### D.5.6 Clock input (2 lines)

OSC141: Oscillator 14 MHZ (Input)

This clock is the input signal to generate a video signal for the CRT display.

The frequency of the clock must be 14.31818MHZ.

OSC171 : Oscillator 17.5MHz (Input)

This clock is the input signal to generate a video signal for the plasma display.

The frequency of the clock must be 17.5MHZ.

### D.5.7 Other signals (5 lines)

DGDIS1: GA Off (Input)

If this signal is at high level, the gate array is disabled. This signal is used to disable the gate array in order to connect another display adapter to the I/O expansion box. In this system, this is fixed to NON.

DUTY: DUTY-LCD (Input)

This is SCAN DUTY select signal for the LCD display. When this bit is "1", 1/200 duty is selected, and when NON, 1/100 duty is selected.

In this system, this bit is always set to "1".

MODEL:T1200H/HB

Page E-1

#### E.1 GENERAL

This gate array is compatible with Lotus/Intel/Microsoft Expanded Memory Specification, and is composed of 100 pins altogether.

Within the memory address space C4000H-EFFFFH, the consecutive 64-kbyte space is reserved as the EM window.

Each EM unit can control up to 2 Mbytes (128 pages), and as one system can control up to four EM units, the whole system can have maximum 8-Mbyte space.

All of this is possible in theory, but in fact, as there is a limit in the real installation, the maximum 384-kbyte address space is provided as its standard mode.

I/O ports used for the EM unit are 2X8H-2XFH, and different I/O port is assigned for each unit (X can be any of the numbers - 0, 1, 5, 6, A, B, E).

Through the Page Register in the EM assigned to this  $\mbox{I/O}$  port,  $64\mbox{-kbyte}$  window can be assigned on the Expansion Memory.

MODEL:T1200H/HB

Page E-2

E-2 MEMORY ASSIGNMENT FOR THE EM UNIT

FIGURE E-1 MEMORY ASSIGNMENT FOR THE EMU

MODEL:T1200H/HB

Page E-3

## E.3 PIN DESCRIPTION

```
<sup>3</sup> Pin<sup>3</sup> I/O<sup>3</sup> SYMBOL <sup>3</sup>
                   Signal name and Description
^{3} 1 ^{3} 0 ^{3} RAS1H ^{3} RAS1H0: Memory RAS timing signal
2 <sup>3</sup> O <sup>3</sup> RAS1L <sup>3</sup>
             RAS1L0: Memory RAS timing signal
3 <sup>3</sup> I <sup>3</sup> Vcc <sup>3</sup>
             MVRAM: 5Vdc
4 <sup>3</sup> O <sup>3</sup> RASOH <sup>3</sup>
             RASOHO: Memory RAS timing signal
5 <sup>3</sup> O <sup>3</sup> RASOL <sup>3</sup>
             RASOLO: Memory RAS timing signal
<sup>3</sup> 6 <sup>3</sup> O <sup>3</sup> CAS <sup>3</sup> CASO: Memory CAS timing signal
7 3 0 3
             DRA81: Memory ROW/COL address
3
           3
             DRA71 ~ DRA11:
  3
    O 3
             Memory ROW/COL address
15<sup>3</sup> <sup>3</sup> GND <sup>3</sup> Ground
^{3} 16^{3} O ^{3} DRA01: Memory Row/COL address
^{3} 17^{3} O ^{3} IRQ4 ^{3} IRQ41; Interrupt request 4
18<sup>3</sup> O <sup>3</sup> IRQ3 <sup>3</sup>
             IRQ31: Interrupt request 3
3
 193 ∩ 3
             CMCK1(DACK00): Communication Clock/refresh
  3
           3
             (Expansion Interface)
2.0^{3} 0^{3}
           3
             MDSL0/IRQ41:
             When the modem card is used, modem select
             signal, and when I/F, interrupt request 4
<sup>3</sup> 21<sup>3</sup> I <sup>3</sup> SPTON <sup>3</sup>
             SPTON0: Speaker drive signal
BRDIS1: Back-up RAM disable signal
 22<sup>3</sup> O <sup>3</sup> BRDIS <sup>3</sup>
23<sup>3</sup> O <sup>3</sup> BMDSL <sup>3</sup>
             BMDSL0: Built-in modem select signal
24<sup>3</sup> O <sup>3</sup> BMPOF <sup>3</sup>
             BMPOF0: Built-in modem power off signal
25<sup>3</sup> O <sup>3</sup> HDDSL <sup>3</sup>
             HDDSL0: HDD select
26<sup>3</sup> O <sup>3</sup> PNLOF <sup>3</sup>
             PNLOF0: Panel close signal
27³ O ³ OUT2 ³ OUT21: RS232C interrupt mask
```

Page E-4

```
3 29 3 I 3 COMCLK 3
             COMCLK1: Communication clock
30 <sup>3</sup> I <sup>3</sup> C32KH <sup>3</sup> C32KH1: PTC clock
31 <sup>3</sup> I <sup>3</sup> CPCLK <sup>3</sup> CPCLK1: CPU clock signal
32 <sup>3</sup> I <sup>3</sup> AEN <sup>3</sup>
             DMAEN1: DMA address enable
33 <sup>3</sup> I <sup>3</sup> DMCLK <sup>3</sup>
             DMCLK1: CPU clock signal
34 <sup>3</sup> O <sup>3</sup> EXMSL <sup>3</sup>
             EXMSL0: Expasded memory select
35 <sup>3</sup> O <sup>3</sup> INTPS <sup>3</sup>
             PSNMI1: PS NMI signal
36 <sup>3</sup> I <sup>3</sup> RASTH <sup>3</sup> RASTHO: RAS timing high (A00 = ODD)
37 <sup>3</sup> I <sup>3</sup> RASTL <sup>3</sup>
             RASTLO: RAS timing low (A00 = EVEN)
38 <sup>3</sup> I <sup>3</sup> SPKDR <sup>3</sup>
             SPKDR0: Speaker drive signal
39 <sup>3</sup> I <sup>3</sup> RFSTR <sup>3</sup>
             RFSTR1: Refresh start signal
3 40 3 3 GND 3 Ground
<sup>3</sup> 41 <sup>3</sup> O <sup>3</sup> SPK <sup>3</sup> SPK1: Speaker on signal
<sup>3</sup> 42 <sup>3</sup> O <sup>3</sup> R232C5 <sup>3</sup> R232CSO: RS232C select
<sup>3</sup> 43 <sup>3</sup> O <sup>3</sup> RTCCS <sup>3</sup> RTCCSO: RTC select
3 44 3 O 3 RTCRD 3
             RTCRD0: RTC real command
45 <sup>3</sup> O <sup>3</sup> RTCWR <sup>3</sup>
             RTCW0: RTC write command
BMIRQO: Built-in modem interrupt request
<sup>3</sup> 46 <sup>3</sup> I <sup>3</sup> BMIRQ <sup>3</sup>
47 <sup>3</sup> TEST2 <sup>3</sup> Not used
<sup>3</sup> 48 <sup>3</sup> TEST1 <sup>3</sup> Not used
3 49 3 I 3 INT 3
             INTO: RS232C interrupt
50 <sup>3</sup> I <sup>3</sup> BMSPK <sup>3</sup> BMSPK0: Built-in modem speaker drive
```

## Page E-5

```
<sup>3</sup> 56<sup>3</sup> I <sup>3</sup> RPDA <sup>3</sup> RPDAT1: Receive PS data
<sup>3</sup> 57<sup>3</sup> I <sup>3</sup> ZRDIS <sup>3</sup> ZRDISO: V-RAM disable signal
<sup>3</sup> 58<sup>3</sup> I <sup>3</sup> MIRQ <sup>3</sup> MIRQO: Modem interrupt request
60<sup>3</sup> O <sup>3</sup> PRTSL <sup>3</sup> PRTSLO: Printer select signal
61<sup>3</sup> I <sup>3</sup> CEL <sup>3</sup> CELO: V-RAM chip enable signal
<sup>3</sup> 62<sup>3</sup> I <sup>3</sup> A00 <sup>3</sup> AOB1: System address
<sup>3</sup> 63<sup>3</sup> I <sup>3</sup> DACKO <sup>3</sup> DACKO: Memory refresh signal
<sup>3</sup> 64<sup>3</sup> O <sup>3</sup> FDDSL <sup>3</sup> FDDSLO: FDD select signal
<sup>3</sup> 65<sup>3</sup> <sup>3</sup> GND <sup>3</sup> Ground
<sup>3</sup> 66<sup>3</sup> O <sup>3</sup> DGDIS <sup>3</sup> DGDIS1: Display GA disable
<sup>3</sup> 67<sup>3</sup> I <sup>3</sup> IOR <sup>3</sup> IORDO: I/O read. When this is low, data is
           3 output
3 683 I 3 IOW 3 IOWRO: I/O write
<sup>3</sup> 69<sup>3</sup> I <sup>3</sup> RESET <sup>3</sup> RESETO: System address bus
^{3} 70 ^{3} I ^{3} A19^{\sim}15 ^{3} A191 ^{\sim} 151: System address bus
  3
     3
     3
 ~ 3
           3
 743
^3 75^3 I ^3 A13 ^3 A131: System address bus
^{3} 76^{3} I ^{3} A02 ^{3} A021: System address bus
^{3} 77^{3} I ^{3} Al4 ^{3} Al41: System address bus
```

Page E-6

```
3 Pin<sup>3</sup>I/O<sup>3</sup> SYMBOL <sup>3</sup>
                   Signal name and Description
<sup>3</sup> 78 <sup>3</sup> I <sup>3</sup> Vcc <sup>3</sup> MVRAM: SVdc
^{3} 79 ^{3} I ^{3} A03 ^{3} A031: System address bus
^{3} 80 ^{3} I ^{3} A04 ^{3} A041: System address bus
<sup>3</sup> 81 <sup>3</sup> O <sup>3</sup> DIOSL <sup>3</sup> DIOSLO: Display select signal
3 82 3 3 A06 3
3 3 3
 ~ 3 I 3 ~
           <sup>3</sup> A061: System address bus
 88 <sup>3</sup> A12
```

MODEL: T1200H/HB

Page E-7

#### E.4 CONFIGURATION PORT OF THE EM UNIT

An EM board currently sold on the market has a configuration switch for  ${\rm I/O}$  address setting.

In the T1200 system, configuration of the EM unit is executed by setting the ports 0EEH and 0EFH as the index register and data register for each.

Definition of these two registers are as follows;

TABLE E-2 Index/Data Registers and Bit Assignment of the EMC Register

¿ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ													
3	3				3			Data	Reg	ist	er		3
3	3	Index	: Addr	ess	ÃÄÄ	ÄÄÄÄÄÄ	ÄÄÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄ	ÄÂÄ	ÄÄÄÄ	ÄÄÄÄ	Ä´
3	3				3		Writ			3	Re		3
Ã	نقمة المقاتة الم			Zäääż	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	ÄÄÄÄÄÄ	ÄÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄ	ÅÄÄ			i ^
3	3		50		3	EM	Conf.	Rea	_ 0	3		3	-
λ:	ÄÄÄÄÄÄÄÄ			* * * * * *	አአአአአ	, , , , , , , , , , , , , , , , , , ,	777777			<u>አ</u> አአ			ίτὶ
ΖУ		~~~~~~	MAAAA		www		AAAAAA	naaaa		AAA		WAAA	10
Úź	ÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄÄÄ	ÄÄÄÄÄÂ	ÄÄÄÄÄ	ÄÄÄÄ	ÄÄÄ	ÄÄÄÄ	ÄÄÄÄ	غذ
3			3		Wri			3		Rea			3
Ã	******		Zååää	Zäääż		ÄÄÄÄÄÄ		äääää	ÄÄÄÄ		ÄÄÄÄ	ÄÄÄÄ	i ^
3	EM	bit-7	3				3		EMII	TD	bit	-3	3
3	Conf.	-6	3		_		3	i	шпо	יו	DIC	-2	3
3	Reg0	-5	3		_		3			"		_1	3
3	Reg0	-3 -4	3		_		3					-0	3
2		-	3	T-18 /T-T		1-1- 2	2					-0	2
3		-3		EMU		bit-3	3			<			3
3		-2	3		"	-2	3			<			3
3		-1	3		"	-1	3			<			3
3		-0	3		"	-0	3			<			3
Ã	ÄÄÄÄÄÄÄÄ	ÄÄÄÄÄÄÄ	\ÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄÄ	ÄÄÄÄÄÄ	ÄÄÄÄÄÅ	ÄÄÄÄÄ	ÄÄÄÄ	ÄÄÄ	ÄÄÄÄ	ÄÄÄÄ	<u>,</u> '
3	EM	bit-7	3					3	Bl	.ock	SEI	2	3

Note: Configuration registers 1 and 2 are both reset to "0" when power is on.

MODEL:T1200H/HB

<fig id=MMS\1200\1200E 8.TIF>Page E-8

E.5 INDEX REGISTER (PORT OEEH)....WRITE ONLY

In the standard EM unit, index address 50 and 51 are used in its index register.

After using the index address, BIOS always clears to "0", so that content of the data register should not be changed by any other program except BIOS.

MODEL:T1200H/HB

Page E-8

E.6 EM CONFIGURATION REGISTER- 0 (INDEX 50/60)

#### E.6.1

Within this register, I/O address of the EM unit is set by the bits 3--0 of the EMU port, while bits 7--4 are not used. Bit 3 I/O Address  $^{3}$   $^{3}$   $^{3}$   $^{2}$   $^{3}$   $^{1}$   $^{3}$   $^{3}$   $^{3}$  (When Power is on)  $^{3}$  $^{3}$   $^{0}$   $^{3}$   $^{0}$   $^{3}$   $^{0}$   $^{3}$   $^{3}$   $^{208H}$   $\sim$   $^{20FH}$   $^{3}$  $^{3}$  0  $^{3}$  0  $^{3}$  0  $^{3}$  1  $^{3}$  218H  $\sim$  21FH  $^{3}$ 3 0 3 1 3 0 3 1 3 258H ~ 25FH 3 3 0 3 1 3 1 3 0 3 268H ~ 26FH 3  $^{3}$  1  $^{3}$  0  $^{3}$  1  $^{3}$  0  $^{3}$  2A8H  $\sim$  2AFH  $^{3}$ 

Note: \*Disable = Read/Write operation towards the expansion memory is disabled.

<fig id=MMS\1200\1200E 9.TIF>Page E-9

#### E.6.2

Bits 7-4 of this register shows the ID bits 3-0 of the EM unit, and these ID codes are used to keep the compatibility with the up- revisioned EMU in the future. The ID of the current EM unit is 8H. By bits 3-0 of this register, I/O port address set on writing is read.

MODEL:T1200H/HB

<fig id=MMS\1200\1200E\_9.TIF>Page E-9

E.7 EM CONFIGURATION REGISTER - 1 (INDEX 51/61)

### E.7.1

Bits 7-6 (Not used)

Bit 5 (Not used)

Bits 4-0 ..... Hard RAM bits 4-0

These are the bits used when expansion memory is used as the Hard RAM.

The expansion memory with the following capacity is used as the Hard RAM.

3 Real memory capacity Bit 3 4 3 3 3 2 3 1 3 0 3 of the EM 3 0 3 0 3 0 3 0 3 <sup>3</sup> 0 <sup>3</sup> 0 <sup>3</sup> 0 <sup>3</sup> 1 <sup>3</sup> 64 kbytes (4 pages) <sup>3</sup> 0 <sup>3</sup> 0 <sup>3</sup> 1 <sup>3</sup> 0 <sup>3</sup> 128 kbytes (8 pages) <sup>3</sup> 1 <sup>3</sup> 1 <sup>3</sup> 1 <sup>3</sup> 1 <sup>3</sup> 1 <sup>3</sup> 2 Mbytes (128 pages)  These bits 4-0 are not used as hardware of the EM, but as software (RMM, SYS, BIOS). From the hardware's point of view, it can be seen as if simply Read/Write possible register exists.

#### E.7.2 <Read>

The contents written in the register can be read out.

<fig id=MMS\1200\1200E 10.TIF>Page E-10

TABLE E-3 Memory Address Block

```
żÄÄ
3
     BST.
3
3
  ãääâääääääää'
<sup>3</sup>BLK<sup>3</sup> <sup>3</sup> <sup>3</sup>PAGE ENABLE 0 <sup>3</sup>PAGE ENABLE 1 <sup>3</sup>PAGE ENABLE 2<sup>3</sup> PAGE ENABLE
<sup>3</sup>NO. <sup>3</sup> 2<sup>3</sup> 1 <sup>3</sup>0 <sup>3</sup>
                   3
                              3
3 0 3 0 3 0 3 D0000'
                  ³ `C4000'
                            ³ `C8000' ³
                                         `CC000'
3 3 3 3 ~ `D3FFF'
                   3 ~ `C7FFF'
                            3 ~ `CBFFF' 3
                                          ~ `CFFFF'
3 1 3 03 0 31 3 D0000'
                   3 `D4000'
                                `C8000~
                                          `CC000'
                                ~ `CBFFF' 3
 3 3 3 ~ `D3FFF'
                   <sup>3</sup> ~ `D7FFF' <sup>3</sup>
`CFFFF' 3
ÄÄ´
3 2 3 03 1 30 3 `D0000'
                   3 `D4000'
                                `D8000' 3
                                          `CC000'
3 3 3 3 ~ `D3FFF'
                            3
                   3 ~ `D7FFF'
                                ~ `DBFFF' 3
`CFFFF' 3
ÄÄĺ
3 3 3 03 1 31 3 `D0000'
                  ³ `D4000'
                            3
                                `D8000' 3
                                          `DC000'
3 3 3 ~ `D3FFF'
                   <sup>3</sup> ~ `D7FFF' <sup>3</sup>
                                ~ `DBFFF' 3
`DFFFF' 3
ÄÄ´
3 4 3 1 3 0 30 3 E0000'
                  3 `D4000'
                                `D8000' 3
                                          `DC000'
3 3 3 3 ~ `E3FFF' 3 ~ `D7FFF' 3
                                ~ `DBFFF' 3
`DFFFF' 3
ÄÄ´
3 5 3 13 0 31 3 E0000'
                  ³ `E4000'
                             3 `D8000' 3
                                          `DC000'
3 3 3 3 ~ `E3FFF' 3 ~ `E7FFF' 3 ~ `DBFFF' 3 ~
5 ' मममम्प 3
```